blob: 98dfbd9289ab8cac38d868ba570465a58d34422c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* AD9832 SPI DDS driver
*
* Copyright 2011 Analog Devices Inc.
*/
#ifndef IIO_DDS_AD9832_H_
#define IIO_DDS_AD9832_H_
/*
* TODO: struct ad9832_platform_data needs to go into include/linux/iio
*/
/**
* struct ad9832_platform_data - platform specific information
* @mclk: master clock in Hz
* @freq0: power up freq0 tuning word in Hz
* @freq1: power up freq1 tuning word in Hz
* @phase0: power up phase0 value [0..4095] correlates with 0..2PI
* @phase1: power up phase1 value [0..4095] correlates with 0..2PI
* @phase2: power up phase2 value [0..4095] correlates with 0..2PI
* @phase3: power up phase3 value [0..4095] correlates with 0..2PI
*/
struct ad9832_platform_data {
unsigned long freq0;
unsigned long freq1;
unsigned short phase0;
unsigned short phase1;
unsigned short phase2;
unsigned short phase3;
};
#endif /* IIO_DDS_AD9832_H_ */
|
