| Age | Commit message (Expand) | Author |
|---|---|---|
| 2019-11-05 | riscv: abstract out CSR names for supervisor vs machine mode | Christoph Hellwig |
| 2019-10-28 | riscv: add missing header file includes | Paul Walmsley |
| 2019-08-14 | riscv: Make __fstate_clean() work correctly. | Vincent Chen |
| 2019-08-14 | riscv: Correct the initialized flow of FP register | Vincent Chen |
| 2019-06-05 | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286 | Thomas Gleixner |
| 2018-10-22 | Auto-detect whether a FPU exists | Alan Kao |
| 2018-10-22 | Allow to disable FPU support | Alan Kao |
| 2017-09-26 | RISC-V: Task implementation | Palmer Dabbelt |
 |
index : daniel.thompson/linux.git | |
| Personal repo for development and upstreaming. Contains significant work on NMI/FIQ. |
| aboutsummaryrefslogtreecommitdiff |