path: root/arch/arc/mm/tlb.c
AgeCommit message (Expand)Author
2017-11-06ARCv2: Accomodate HS48 MMUv5 by relaxing MMU ver checkingVineet Gupta
2017-09-01ARC: Re-enable MMU upon Machine Check exceptionJose Abreu
2017-08-28ARC: set boot print log level to PR_INFONoam Camus
2017-08-04ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoCVineet Gupta
2017-03-02sched/headers: Prepare to remove the <linux/mm_types.h> dependency from <linu...Ingo Molnar
2016-10-28ARC: boot log: remove awkward space comma from MMU lineVineet Gupta
2016-05-09ARC: [plat-eznps] Use dedicated user stack topNoam Camus
2016-05-09ARC: Make vmalloc size configurableNoam Camus
2016-03-11ARC: Fix misspellings in comments.Adam Buchbinder
2015-11-16ARC: comments updateVineet Gupta
2015-10-29ARC: mm: PAE40 supportVineet Gupta
2015-10-28ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta
2015-10-28ARC: mm: Improve Duplicate PD Fault handlerVineet Gupta
2015-10-17ARC: boot log: decode more mmu config itemsVineet Gupta
2015-10-17ARC: boot log: move helper macros to header for reuseVineet Gupta
2015-10-17ARC: mm: compute TLB size as needed from ways * setsVineet Gupta
2015-10-17ARCv2: mm: THP: flush_pmd_tlb_range make SMP safeVineet Gupta
2015-10-17ARCv2: mm: THP: Implement flush_pmd_tlb_range() optimizationVineet Gupta
2015-10-17ARCv2: mm: THP: boot validation/reportingVineet Gupta
2015-10-17ARCv2: mm: THP supportVineet Gupta
2015-06-22ARCv2: MMUv4: TLB programming Model changesVineet Gupta
2015-06-19ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)Vineet Gupta
2014-10-13ARC: boot: cpu feature print enhancementsVineet Gupta
2013-11-06ARC: [SMP] TLB flushVineet Gupta
2013-11-06ARC: [SMP] ASID allocationVineet Gupta
2013-11-06ARC: Fix bogus gcc warning and micro-optimise TLB iteration loopVineet Gupta
2013-08-30ARC: [ASID] Track ASID allocation cycles/generationsVineet Gupta
2013-08-30ARC: [ASID] get_new_mmu_context() to conditionally allocate new ASIDVineet Gupta
2013-08-30ARC: [ASID] Refactor the TLB paranoid debug codeVineet Gupta
2013-08-30ARC: No need to flush the TLB in early bootVineet Gupta
2013-08-30ARC: MMUv4 preps/3 - Abstract out TLB Insert/DeleteVineet Gupta
2013-08-30ARC: MMUv4 preps/2 - Reshuffle PTE bitsVineet Gupta
2013-08-29ARC: MMUv4 preps/1 - Fold PTE K/U access flagsVineet Gupta
2013-06-27arc: delete __cpuinit usage from all arc filesPaul Gortmaker
2013-06-22ARC: [mm] Assume pagecache page dirty by defaultVineet Gupta
2013-06-22ARC: [mm] Zero page optimizationVineet Gupta
2013-06-22ARC: Disintegrate arcregs.hVineet Gupta
2013-06-22ARC: Use kconfig helper IS_ENABLED() to get rid of defines.hVineet Gupta
2013-05-23ARC: Brown paper bag bug in macro for checking cache colorVineet Gupta
2013-05-09ARC: [mm] Aliasing VIPT dcache support 2/4Vineet Gupta
2013-05-09ARC: [mm] Aliasing VIPT dcache support 1/4Vineet Gupta
2013-05-07ARC: [mm] Lazy D-cache flush (non aliasing VIPT)Vineet Gupta
2013-05-07ARC: [mm] optimise icache flush for user mappingsVineet Gupta
2013-05-07ARC: Respect the cpu_id passed for fetching correct cpu infoNoam Camus
2013-04-09ARC: [build] Fix warnings with CONFIG_DEBUG_SECTION_MISMATCHVineet Gupta
2013-02-15ARC: Boot #2: Verbose Boot reporting / feature verificationVineet Gupta
2013-02-15ARC: SMP supportVineet Gupta
2013-02-15ARC: TLB flush HandlingVineet Gupta
2013-02-15ARC: MMU Exception HandlingVineet Gupta
2013-02-15ARC: MMU Context ManagementVineet Gupta