diff options
author | Daniel Thompson <daniel.thompson@linaro.org> | 2015-03-17 16:33:22 +0000 |
---|---|---|
committer | Daniel Thompson <daniel.thompson@linaro.org> | 2015-03-18 14:17:59 +0000 |
commit | eabea3fe7b903a843e0486a2adfff041bd9f38cf (patch) | |
tree | a701ef9fb7c49f062ff3097c5ffc8834a1411602 /fs/udf/ialloc.c | |
parent | d9e2a965e0abfe9a4a91f595a368aaa1698445b2 (diff) |
irqchip: gic-v3: Reset BPR during initialization
Currently, when running on FVP, CPU 0 boots up with its BPR changed from
the reset value. This renders it impossible to (preemptively) prioritize
interrupts on CPU 0.
This is harmless on normal systems but prevents preemption by NMIs on
systems with CONFIG_USE_ICC_SYSREGS_FOR_IRQFLAGS enabled.
Many thanks to Andrew Thoelke for suggesting the BPR as having the
potential to harm preemption.
Suggested-by: Andrew Thoelke <andrew.thoelke@arm.com>
Signed-off-by: Daniel Thompson <daniel.thompson@linaro.org>
Diffstat (limited to 'fs/udf/ialloc.c')
0 files changed, 0 insertions, 0 deletions