aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/boot
diff options
context:
space:
mode:
authorZong Li <zong.li@sifive.com>2020-01-02 11:09:54 +0800
committerPaul Walmsley <paul.walmsley@sifive.com>2020-01-03 00:47:02 -0800
commit0da310e82d3a9bff6ef6b0f2fbf45d1a05cc64fe (patch)
treef8e5eeb96d120146213c3421f7f05b65b67f8dd2 /arch/riscv/boot
parentac51e005fe1456a288929a41d71adc6224e912d2 (diff)
downloadlinux-0da310e82d3a9bff6ef6b0f2fbf45d1a05cc64fe.tar.gz
riscv: gcov: enable gcov for RISC-V
This patch enables GCOV code coverage measurement on RISC-V. Lightly tested on QEMU and Hifive Unleashed board, seems to work as expected. Signed-off-by: Zong Li <zong.li@sifive.com> Reviewed-by: Anup Patel <anup@brainfault.org> Acked-by: Jonathan Corbet <corbet@lwn.net> Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Diffstat (limited to 'arch/riscv/boot')
0 files changed, 0 insertions, 0 deletions