aboutsummaryrefslogtreecommitdiff
path: root/arch/arm64
diff options
context:
space:
mode:
authorLoc Ho <lho@apm.com>2015-09-23 17:41:01 -0700
committerBorislav Petkov <bp@suse.de>2015-09-25 15:43:53 +0200
commit043cba96915b9728b9d52c04954de5d1ce61be32 (patch)
tree69a7443a530541faad735957474d06aef62d4551 /arch/arm64
parentf864b79ba247b0735d7423ca62d9ac5bdce74eac (diff)
arm64, EDAC: Add L3/SoC DT subnodes to the APM X-Gene SoC EDAC node
Add L3/SoC DT subnodes to the APM X-Gene SoC EDAC node. Signed-off-by: Loc Ho <lho@apm.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Cc: Bjorn Helgaas <bhelgaas@google.com> Cc: Catalin Marinas <catalin.marinas@arm.com> Cc: "David S. Miller" <davem@davemloft.net> Cc: devicetree@vger.kernel.org Cc: Duc Dang <dhdang@apm.com> Cc: Ian Campbell <ijc+devicetree@hellion.org.uk> Cc: Iyappan Subramanian <isubramanian@apm.com> Cc: jcm@redhat.com Cc: Keyur Chudgar <kchudgar@apm.com> Cc: Kumar Gala <galak@codeaurora.org> Cc: linux-arm-kernel@lists.infradead.org Cc: linux-edac <linux-edac@vger.kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: mchehab@osg.samsung.com Cc: patches@apm.com Cc: Pawel Moll <pawel.moll@arm.com> Cc: Rameshwar Prasad Sahu <rsahu@apm.com> Cc: Rob Herring <robh+dt@kernel.org> Cc: Tanmay Inamdar <tinamdar@apm.com> Cc: Will Deacon <will.deacon@arm.com> Cc: Y Vo <yvo@apm.com> Link: http://lkml.kernel.org/r/1443055261-8613-5-git-send-email-lho@apm.com Signed-off-by: Borislav Petkov <bp@suse.de>
Diffstat (limited to 'arch/arm64')
-rw-r--r--arch/arm64/boot/dts/apm/apm-storm.dtsi10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/apm/apm-storm.dtsi b/arch/arm64/boot/dts/apm/apm-storm.dtsi
index d831bc2ac204..fac1720472f9 100644
--- a/arch/arm64/boot/dts/apm/apm-storm.dtsi
+++ b/arch/arm64/boot/dts/apm/apm-storm.dtsi
@@ -477,6 +477,16 @@
reg = <0x0 0x7c600000 0x0 0x200000>;
pmd-controller = <3>;
};
+
+ edacl3@7e600000 {
+ compatible = "apm,xgene-edac-l3";
+ reg = <0x0 0x7e600000 0x0 0x1000>;
+ };
+
+ edacsoc@7e930000 {
+ compatible = "apm,xgene-edac-soc-v1";
+ reg = <0x0 0x7e930000 0x0 0x1000>;
+ };
};
pcie0: pcie@1f2b0000 {