diff options
| author | Bryan O'Donoghue <bryan.odonoghue@linaro.org> | 2020-03-12 16:06:57 +0000 |
|---|---|---|
| committer | Bryan O'Donoghue <bryan.odonoghue@linaro.org> | 2020-03-13 14:52:02 +0000 |
| commit | a689e04e414b69f94ddfbb129a794c1596002fca (patch) | |
| tree | 1a0dc61d4670de84fab43ab6e150e7c655b128b0 | |
| parent | fafa7201ae47bc7c2f888222a9e0317ac9eb07c2 (diff) | |
clk: qcom: gcc-msm8939: Add venus coreX GDSC entriessquare-initial-boot-gcc-clock-updates-wip-v2
Add entries for Venus Core0 and Core1 GDSC registers.
Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org>
| -rw-r--r-- | drivers/clk/qcom/gcc-msm8939.c | 18 | ||||
| -rw-r--r-- | include/dt-bindings/clock/qcom,gcc-msm8939.h | 2 |
2 files changed, 20 insertions, 0 deletions
diff --git a/drivers/clk/qcom/gcc-msm8939.c b/drivers/clk/qcom/gcc-msm8939.c index 0b4a5ad95085..65b1c219df2b 100644 --- a/drivers/clk/qcom/gcc-msm8939.c +++ b/drivers/clk/qcom/gcc-msm8939.c @@ -3557,6 +3557,22 @@ static struct gdsc oxili_gdsc = { .pwrsts = PWRSTS_OFF_ON, }; +static struct gdsc venus_core0_gdsc = { + .gdscr = 0x4c028, + .pd = { + .name = "venus_core0", + }, + .pwrsts = PWRSTS_OFF_ON, +}; + +static struct gdsc venus_core1_gdsc = { + .gdscr = 0x4c030, + .pd = { + .name = "venus_core1", + }, + .pwrsts = PWRSTS_OFF_ON, +}; + static struct clk_regmap *gcc_msm8939_clocks[] = { [GPLL0] = &gpll0.clkr, [GPLL0_VOTE] = &gpll0_vote, @@ -3751,6 +3767,8 @@ static struct gdsc *gcc_msm8939_gdscs[] = { [JPEG_GDSC] = &jpeg_gdsc, [VFE_GDSC] = &vfe_gdsc, [OXILI_GDSC] = &oxili_gdsc, + [VENUS_CORE0_GDSC] = &venus_core0_gdsc, + [VENUS_CORE1_GDSC] = &venus_core1_gdsc, }; static const struct qcom_reset_map gcc_msm8939_resets[] = { diff --git a/include/dt-bindings/clock/qcom,gcc-msm8939.h b/include/dt-bindings/clock/qcom,gcc-msm8939.h index 63cb890b0fbc..522d022d38d6 100644 --- a/include/dt-bindings/clock/qcom,gcc-msm8939.h +++ b/include/dt-bindings/clock/qcom,gcc-msm8939.h @@ -207,5 +207,7 @@ #define JPEG_GDSC 3 #define VFE_GDSC 4 #define OXILI_GDSC 5 +#define VENUS_CORE0_GDSC 6 +#define VENUS_CORE1_GDSC 7 #endif |