1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
|
/* Copyright (c) 2015, Linaro Limited
* All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include "config.h"
#include <odp_posix_extensions.h>
#include <odp/api/cpu.h>
#include <odp_time_internal.h>
#include <odp_debug_internal.h>
#include <time.h>
uint64_t odp_cpu_cycles(void)
{
union {
uint64_t tsc_64;
struct {
uint32_t lo_32;
uint32_t hi_32;
};
} tsc;
__asm__ __volatile__ ("rdtsc" :
"=a" (tsc.lo_32),
"=d" (tsc.hi_32) : : "memory");
return tsc.tsc_64;
}
uint64_t odp_cpu_cycles_max(void)
{
return UINT64_MAX;
}
uint64_t odp_cpu_cycles_resolution(void)
{
return 1;
}
uint64_t cpu_global_time(void)
{
return odp_cpu_cycles();
}
#define SEC_IN_NS 1000000000ULL
/* Measure TSC frequency. Frequency information registers are defined for x86,
* but those are often not enumerated. */
uint64_t cpu_global_time_freq(void)
{
struct timespec sleep, ts1, ts2;
uint64_t t1, t2, ts_nsec, cycles, hz;
int i;
uint64_t avg = 0;
int rounds = 3;
int warm_up = 1;
for (i = 0; i < rounds; i++) {
sleep.tv_sec = 0;
if (warm_up)
sleep.tv_nsec = SEC_IN_NS / 1000;
else
sleep.tv_nsec = SEC_IN_NS / 4;
if (clock_gettime(CLOCK_MONOTONIC_RAW, &ts1)) {
ODP_DBG("clock_gettime failed\n");
return 0;
}
t1 = cpu_global_time();
if (nanosleep(&sleep, NULL) < 0) {
ODP_DBG("nanosleep failed\n");
return 0;
}
if (clock_gettime(CLOCK_MONOTONIC_RAW, &ts2)) {
ODP_DBG("clock_gettime failed\n");
return 0;
}
t2 = cpu_global_time();
ts_nsec = (ts2.tv_sec - ts1.tv_sec) * SEC_IN_NS;
ts_nsec += ts2.tv_nsec - ts1.tv_nsec;
cycles = t2 - t1;
hz = (cycles * SEC_IN_NS) / ts_nsec;
if (warm_up)
warm_up = 0;
else
avg += hz;
}
return avg / (rounds - 1);
}
|
