1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
/*
* Rockchip eFuse Driver
*
* Copyright (c) 2015 Rockchip Electronics Co. Ltd.
* Author: Caesar Wang <wxt@rock-chips.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*/
#include <linux/platform_device.h>
#include <linux/nvmem-provider.h>
#include <linux/slab.h>
#include <linux/regmap.h>
#include <linux/device.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/of.h>
#include <linux/clk.h>
#define EFUSE_A_SHIFT 6
#define EFUSE_A_MASK 0x3ff
#define EFUSE_PGENB BIT(3)
#define EFUSE_LOAD BIT(2)
#define EFUSE_STROBE BIT(1)
#define EFUSE_CSB BIT(0)
#define REG_EFUSE_CTRL 0x0000
#define REG_EFUSE_DOUT 0x0004
struct rockchip_efuse_context {
struct device *dev;
void __iomem *base;
struct clk *efuse_clk;
};
static int rockchip_efuse_write(void *context, const void *data, size_t count)
{
/* Nothing TBD, Read-Only */
return 0;
}
static int rockchip_efuse_read(void *context,
const void *reg, size_t reg_size,
void *val, size_t val_size)
{
unsigned int offset = *(u32 *)reg;
struct rockchip_efuse_context *_context = context;
void __iomem *base = _context->base;
struct clk *clk = _context->efuse_clk;
u8 *buf = val;
int ret;
ret = clk_prepare_enable(clk);
if (ret < 0) {
dev_err(_context->dev, "failed to prepare/enable efuse clk\n");
return ret;
}
writel(EFUSE_LOAD | EFUSE_PGENB, base + REG_EFUSE_CTRL);
udelay(1);
while (val_size) {
writel(readl(base + REG_EFUSE_CTRL) &
(~(EFUSE_A_MASK << EFUSE_A_SHIFT)),
base + REG_EFUSE_CTRL);
writel(readl(base + REG_EFUSE_CTRL) |
((offset & EFUSE_A_MASK) << EFUSE_A_SHIFT),
base + REG_EFUSE_CTRL);
udelay(1);
writel(readl(base + REG_EFUSE_CTRL) |
EFUSE_STROBE, base + REG_EFUSE_CTRL);
udelay(1);
*buf++ = readb(base + REG_EFUSE_DOUT);
writel(readl(base + REG_EFUSE_CTRL) &
(~EFUSE_STROBE), base + REG_EFUSE_CTRL);
udelay(1);
val_size -= 1;
offset += 1;
}
/* Switch to standby mode */
writel(EFUSE_PGENB | EFUSE_CSB, base + REG_EFUSE_CTRL);
clk_disable_unprepare(clk);
return 0;
}
static struct regmap_bus rockchip_efuse_bus = {
.read = rockchip_efuse_read,
.write = rockchip_efuse_write,
.reg_format_endian_default = REGMAP_ENDIAN_NATIVE,
.val_format_endian_default = REGMAP_ENDIAN_NATIVE,
};
static struct regmap_config rockchip_efuse_regmap_config = {
.reg_bits = 32,
.reg_stride = 1,
.val_bits = 8,
};
static struct nvmem_config econfig = {
.name = "rockchip-efuse",
.owner = THIS_MODULE,
.read_only = true,
};
static const struct of_device_id rockchip_efuse_match[] = {
{ .compatible = "rockchip,rockchip-efuse",},
{ /* sentinel */},
};
MODULE_DEVICE_TABLE(of, rockchip_efuse_match);
static int rockchip_efuse_probe(struct platform_device *pdev)
{
struct device *dev = &pdev->dev;
struct resource *res;
struct nvmem_device *nvmem;
struct regmap *regmap;
void __iomem *base;
struct clk *clk;
struct rockchip_efuse_context *context;
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
base = devm_ioremap_resource(dev, res);
if (IS_ERR(base))
return PTR_ERR(base);
context = devm_kzalloc(dev, sizeof(struct rockchip_efuse_context),
GFP_KERNEL);
if (IS_ERR(context))
return PTR_ERR(context);
clk = devm_clk_get(dev, "pclk_efuse");
if (IS_ERR(clk))
return PTR_ERR(clk);
context->dev = dev;
context->base = base;
context->efuse_clk = clk;
rockchip_efuse_regmap_config.max_register = resource_size(res) - 1;
regmap = devm_regmap_init(dev, &rockchip_efuse_bus,
context, &rockchip_efuse_regmap_config);
if (IS_ERR(regmap)) {
dev_err(dev, "regmap init failed\n");
return PTR_ERR(regmap);
}
econfig.dev = dev;
nvmem = nvmem_register(&econfig);
if (IS_ERR(nvmem))
return PTR_ERR(nvmem);
platform_set_drvdata(pdev, nvmem);
return 0;
}
static int rockchip_efuse_remove(struct platform_device *pdev)
{
struct nvmem_device *nvmem = platform_get_drvdata(pdev);
return nvmem_unregister(nvmem);
}
static struct platform_driver rockchip_efuse_driver = {
.probe = rockchip_efuse_probe,
.remove = rockchip_efuse_remove,
.driver = {
.name = "rockchip-efuse",
.of_match_table = rockchip_efuse_match,
},
};
module_platform_driver(rockchip_efuse_driver);
MODULE_DESCRIPTION("rockchip_efuse driver");
MODULE_LICENSE("GPL v2");
|
