/* * dm1105.c - driver for DVB cards based on SDMC DM1105 PCI chip * * Copyright (C) 2008 Igor M. Liplianin * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. * */ #include #include #include #include #include #include #include #include #include #include #include #include "demux.h" #include "dmxdev.h" #include "dvb_demux.h" #include "dvb_frontend.h" #include "dvb_net.h" #include "dvbdev.h" #include "dvb-pll.h" #include "stv0299.h" #include "stv0288.h" #include "stb6000.h" #include "si21xx.h" #include "cx24116.h" #include "z0194a.h" #include "ts2020.h" #include "ds3000.h" #define MODULE_NAME "dm1105" #define UNSET (-1U) #define DM1105_BOARD_NOAUTO UNSET #define DM1105_BOARD_UNKNOWN 0 #define DM1105_BOARD_DVBWORLD_2002 1 #define DM1105_BOARD_DVBWORLD_2004 2 #define DM1105_BOARD_AXESS_DM05 3 #define DM1105_BOARD_UNBRANDED_I2C_ON_GPIO 4 /* ----------------------------------------------- */ /* * PCI ID's */ #ifndef PCI_VENDOR_ID_TRIGEM #define PCI_VENDOR_ID_TRIGEM 0x109f #endif #ifndef PCI_VENDOR_ID_AXESS #define PCI_VENDOR_ID_AXESS 0x195d #endif #ifndef PCI_DEVICE_ID_DM1105 #define PCI_DEVICE_ID_DM1105 0x036f #endif #ifndef PCI_DEVICE_ID_DW2002 #define PCI_DEVICE_ID_DW2002 0x2002 #endif #ifndef PCI_DEVICE_ID_DW2004 #define PCI_DEVICE_ID_DW2004 0x2004 #endif #ifndef PCI_DEVICE_ID_DM05 #define PCI_DEVICE_ID_DM05 0x1105 #endif /* ----------------------------------------------- */ /* sdmc dm1105 registers */ /* TS Control */ #define DM1105_TSCTR 0x00 #define DM1105_DTALENTH 0x04 /* GPIO Interface */ #define DM1105_GPIOVAL 0x08 #define DM1105_GPIOCTR 0x0c /* PID serial number */ #define DM1105_PIDN 0x10 /* Odd-even secret key select */ #define DM1105_CWSEL 0x14 /* Host Command Interface */ #define DM1105_HOST_CTR 0x18 #define DM1105_HOST_AD 0x1c /* PCI Interface */ #define DM1105_CR 0x30 #define DM1105_RST 0x34 #define DM1105_STADR 0x38 #define DM1105_RLEN 0x3c #define DM1105_WRP 0x40 #define DM1105_INTCNT 0x44 #define DM1105_INTMAK 0x48 #define DM1105_INTSTS 0x4c /* CW Value */ #define DM1105_ODD 0x50 #define DM1105_EVEN 0x58 /* PID Value */ #define DM1105_PID 0x60 /* IR Control */ #define DM1105_IRCTR 0x64 #define DM1105_IRMODE 0x68 #define DM1105_SYSTEMCODE 0x6c #define DM1105_IRCODE 0x70 /* Unknown Values */ #define DM1105_ENCRYPT 0x74 #define DM1105_VER 0x7c /* I2C Interface */ #define DM1105_I2CCTR 0x80 #define DM1105_I2CSTS 0x81 #define DM1105_I2CDAT 0x82 #define DM1105_I2C_RA 0x83 /* ----------------------------------------------- */ /* Interrupt Mask Bits */ #define INTMAK_TSIRQM 0x01 #define INTMAK_HIRQM 0x04 #define INTMAK_IRM 0x08 #define INTMAK_ALLMASK (INTMAK_TSIRQM | \ INTMAK_HIRQM | \ INTMAK_IRM) #define INTMAK_NONEMASK 0x00 /* Interrupt Status Bits */ #define INTSTS_TSIRQ 0x01 #define INTSTS_HIRQ 0x04 #define INTSTS_IR 0x08 /* IR Control Bits */ #define DM1105_IR_EN 0x01 #define DM1105_SYS_CHK 0x02 #define DM1105_REP_FLG 0x08 /* EEPROM addr */ #define IIC_24C01_addr 0xa0 /* Max board count */ #define DM1105_MAX 0x04 #define DRIVER_NAME "dm1105" #define DM1105_I2C_GPIO_NAME "dm1105-gpio" #define DM1105_DMA_PACKETS 47 #define DM1105_DMA_PACKET_LENGTH (128*4) #define DM1105_DMA_BYTES (128 * 4 * DM1105_DMA_PACKETS) /* */ #define GPIO08 (1 << 8) #define GPIO13 (1 << 13) #define GPIO14 (1 << 14) #define GPIO15 (1 << 15) #define GPIO16 (1 << 16) #define GPIO17 (1 << 17) #define GPIO_ALL 0x03ffff /* GPIO's for LNB power control */ #define DM1105_LNB_MASK (GPIO_ALL & ~(GPIO14 | GPIO13)) #define DM1105_LNB_OFF GPIO17 #define DM1105_LNB_13V (GPIO16 | GPIO08) #define DM1105_LNB_18V GPIO08 /* GPIO's for LNB power control for Axess DM05 */ #define DM05_LNB_MASK (GPIO_ALL & ~(GPIO14 | GPIO13)) #define DM05_LNB_OFF GPIO17/* actually 13v */ #define DM05_LNB_13V GPIO17 #define DM05_LNB_18V (GPIO17 | GPIO16) /* GPIO's for LNB power control for unbranded with I2C on GPIO */ #define UNBR_LNB_MASK (GPIO17 | GPIO16) #define UNBR_LNB_OFF 0 #define UNBR_LNB_13V GPIO17 #define UNBR_LNB_18V (GPIO17 | GPIO16) static unsigned int card[] = {[0 ... 3] = UNSET }; module_param_array(card, int, NULL, 0444); MODULE_PARM_DESC(card, "card type"); static int ir_debug; module_param(ir_debug, int, 0644); MODULE_PARM_DESC(ir_debug, "enable debugging information for IR decoding"); static unsigned int dm1105_devcount; DVB_DEFINE_MOD_OPT_ADAPTER_NR(adapter_nr); struct dm1105_board { char *name; struct { u32 mask, off, v13, v18; } lnb; u32 gpio_scl, gpio_sda; }; struct dm1105_subid { u16 subvendor; u16 subdevice; u32 card; }; static const struct dm1105_board dm1105_boards[] = { [DM1105_BOARD_UNKNOWN] = { .name = "UNKNOWN/GENERIC", .lnb = { .mask = DM1105_LNB_MASK, .off = DM1105_LNB_OFF, .v13 = DM1105_LNB_13V, .v18 = DM1105_LNB_18V, }, }, [DM1105_BOARD_DVBWORLD_2002] = { .name = "DVBWorld PCI 2002", .lnb = { .mask = DM1105_LNB_MASK, .off = DM1105_LNB_OFF, .v13 = DM1105_LNB_13V, .v18 = DM1105_LNB_18V, }, }, [DM1105_BOARD_DVBWORLD_2004] = { .name = "DVBWorld PCI 2004", .lnb = { .mask = DM1105_LNB_MASK, .off = DM1105_LNB_OFF, .v13 = DM1105_LNB_13V, .v18 = DM1105_LNB_18V, }, }, [DM1105_BOARD_AXESS_DM05] = { .name = "Axess/EasyTv DM05", .lnb = { .mask = DM05_LNB_MASK, .off = DM05_LNB_OFF, .v13 = DM05_LNB_13V, .v18 = DM05_LNB_18V, }, }, [DM1105_BOARD_UNBRANDED_I2C_ON_GPIO] = { .name = "Unbranded DM1105 with i2c on GPIOs", .lnb = { .mask = UNBR_LNB_MASK, .off = UNBR_LNB_OFF, .v13 = UNBR_LNB_13V, .v18 = UNBR_LNB_18V, }, .gpio_scl = GPIO14, .gpio_sda = GPIO13, }, }; static const struct dm1105_subid dm1105_subids[] = { { .subvendor = 0x0000, .subdevice = 0x2002, .card = DM1105_BOARD_DVBWORLD_2002, }, { .subvendor = 0x0001, .subdevice = 0x2002, .card = DM1105_BOARD_DVBWORLD_2002, }, { .subvendor = 0x0000, .subdevice = 0x2004, .card = DM1105_BOARD_DVBWORLD_2004, }, { .subvendor = 0x0001, .subdevice = 0x2004, .card = DM1105_BOARD_DVBWORLD_2004, }, { .subvendor = 0x195d, .subdevice = 0x1105, .card = DM1105_BOARD_AXESS_DM05, }, }; static void dm1105_card_list(struct pci_dev *pci) { int i; if (0 == pci->subsystem_vendor && 0 == pci->subsystem_device) { printk(KERN_ERR "dm1105: Your board has no valid PCI Subsystem ID\n" "dm1105: and thus can't be autodetected\n" "dm1105: Please pass card= insmod option to\n" "dm1105: workaround that. Redirect complaints to\n" "dm1105: the vendor of the TV card. Best regards,\n" "dm1105: -- tux\n"); } else { printk(KERN_ERR "dm1105: Your board isn't known (yet) to the driver.\n" "dm1105: You can try to pick one of the existing\n" "dm1105: card configs via card= insmod option.\n" "dm1105: Updating to the latest version might help\n" "dm1105: as well.\n"); } printk(KERN_ERR "Here is a list of valid choices for the card= " "insmod option:\n"); for (i = 0; i < ARRAY_SIZE(dm1105_boards); i++) printk(KERN_ERR "dm1105: card=%d -> %s\n", i, dm1105_boards[i].name); } /* infrared remote control */ struct infrared { struct rc_dev *dev; char input_phys[32]; struct work_struct work; u32 ir_command; }; struct dm1105_dev { /* pci */ struct pci_dev *pdev; u8 __iomem *io_mem; /* ir */ struct infrared ir; /* dvb */ struct dmx_frontend hw_frontend; struct dmx_frontend mem_frontend; struct dmxdev dmxdev; struct dvb_adapter dvb_adapter; struct dvb_demux demux; struct dvb_frontend *fe; struct dvb_net dvbnet; unsigned int full_ts_users; unsigned int boardnr; int nr; /* i2c */ struct i2c_adapter i2c_adap; struct i2c_adapter i2c_bb_adap; struct i2c_algo_bit_data i2c_bit; /* irq */ struct work_struct work; struct workqueue_struct *wq; char wqn[16]; /* dma */ dma_addr_t dma_addr; unsigned char *ts_buf; u32 wrp; u32 nextwrp; u32 buffer_size; unsigned int PacketErrorCount; unsigned int dmarst; spinlock_t lock; }; #define dm_io_mem(reg) ((unsigned long)(&dev->io_mem[reg])) #define dm_readb(reg) inb(dm_io_mem(reg)) #define dm_writeb(reg, value) outb((value), (dm_io_mem(reg))) #define dm_readw(reg) inw(dm_io_mem(reg)) #define dm_writew(reg, value) outw((value), (dm_io_mem(reg))) #define dm_readl(reg) inl(dm_io_mem(reg)) #define dm_writel(reg, value) outl((value), (dm_io_mem(reg))) #define dm_andorl(reg, mask, value) \ outl((inl(dm_io_mem(reg)) & ~(mask)) |\ ((value) & (mask)), (dm_io_mem(reg))) #define dm_setl(reg, bit) dm_andorl((reg), (bit), (bit)) #define dm_clearl(reg, bit) dm_andorl((reg), (bit), 0) /* The chip has 18 GPIOs. In HOST mode GPIO's used as 15 bit address lines, so we can use only 3 GPIO's from GPIO15 to GPIO17. Here I don't check whether HOST is enebled as it is not implemented yet. */ static void dm1105_gpio_set(struct dm1105_dev *dev, u32 mask) { if (mask & 0xfffc0000) printk(KERN_ERR "%s: Only 18 GPIO's are allowed\n", __func__); if (mask & 0x0003ffff) dm_setl(DM1105_GPIOVAL, mask & 0x0003ffff); } static void dm1105_gpio_clear(struct dm1105_dev *dev, u32 mask) { if (mask & 0xfffc0000) printk(KERN_ERR "%s: Only 18 GPIO's are allowed\n", __func__); if (mask & 0x0003ffff) dm_clearl(DM1105_GPIOVAL, mask & 0x0003ffff); } static void dm1105_gpio_andor(struct dm1105_dev *dev, u32 mask, u32 val) { if (mask & 0xfffc0000) printk(KERN_ERR "%s: Only 18 GPIO's are allowed\n", __func__); if (mask & 0x0003ffff) dm_andorl(DM1105_GPIOVAL, mask & 0x0003ffff, val); } static u32 dm1105_gpio_get(struct dm1105_dev *dev, u32 mask) { if (mask & 0xfffc0000) printk(KERN_ERR "%s: Only 18 GPIO's are allowed\n", __func__); if (mask & 0x0003ffff) return dm_readl(DM1105_GPIOVAL) & mask & 0x0003ffff; return 0; } static void dm1105_gpio_enable(struct dm1105_dev *dev, u32 mask, int asoutput) { if (mask & 0xfffc0000) printk(KERN_ERR "%s: Only 18 GPIO's are allowed\n", __func__); if ((mask & 0x0003ffff) && asoutput) dm_clearl(DM1105_GPIOCTR, mask & 0x0003ffff); else if ((mask & 0x0003ffff) && !asoutput) dm_setl(DM1105_GPIOCTR, mask & 0x0003ffff); } static void dm1105_setline(struct dm1105_dev *dev, u32 line, int state) { if (state) dm1105_gpio_enable(dev, line, 0); else { dm1105_gpio_enable(dev, line, 1); dm1105_gpio_clear(dev, line); } } static void dm1105_setsda(void *data, int state) { struct dm1105_dev *dev = data; dm1105_setline(dev, dm1105_boards[dev->boardnr].gpio_sda, state); } static void dm1105_setscl(void *data, int state) { struct dm1105_dev *dev = data; dm1105_setline(dev, dm1105_boards[dev->boardnr].gpio_scl, state); } static int dm1105_getsda(void *data) { struct dm1105_dev *dev = data; return dm1105_gpio_get(dev, dm1105_boards[dev->boardnr].gpio_sda) ? 1 : 0; } static int dm1105_getscl(void *data) { struct dm1105_dev *dev = data; return dm1105_gpio_get(dev, dm1105_boards[dev->boardnr].gpio_scl) ? 1 : 0; } static int dm1105_i2c_xfer(struct i2c_adapter *i2c_adap, struct i2c_msg *msgs, int num) { struct dm1105_dev *dev ; int addr, rc, i, j, k, len, byte, data; u8 status; dev = i2c_adap->algo_data; for (i = 0; i < num; i++) { dm_writeb(DM1105_I2CCTR, 0x00); if (msgs[i].flags & I2C_M_RD) { /* read bytes */ addr = msgs[i].addr << 1; addr |= 1; dm_writeb(DM1105_I2CDAT, addr); for (byte = 0; byte < msgs[i].len; byte++) dm_writeb(DM1105_I2CDAT + byte + 1, 0); dm_writeb(DM1105_I2CCTR, 0x81 + msgs[i].len); for (j = 0; j < 55; j++) { mdelay(10); status = dm_readb(DM1105_I2CSTS); if ((status & 0xc0) == 0x40) break; } if (j >= 55) return -1; for (byte = 0; byte < msgs[i].len; byte++) { rc = dm_readb(DM1105_I2CDAT + byte + 1); if (rc < 0) goto err; msgs[i].buf[byte] = rc; } } else if ((msgs[i].buf[0] == 0xf7) && (msgs[i].addr == 0x55)) { /* prepaired for cx24116 firmware */ /* Write in small blocks */ len = msgs[i].len - 1; k = 1; do { dm_writeb(DM1105_I2CDAT, msgs[i].addr << 1); dm_writeb(DM1105_I2CDAT + 1, 0xf7); for (byte = 0; byte < (len > 48 ? 48 : len); byte++) { data = msgs[i].buf[k + byte]; dm_writeb(DM1105_I2CDAT + byte + 2, data); } dm_writeb(DM1105_I2CCTR, 0x82 + (len > 48 ? 48 : len)); for (j = 0; j < 25; j++) { mdelay(10); status = dm_readb(DM1105_I2CSTS); if ((status & 0xc0) == 0x40) break; } if (j >= 25) return -1; k += 48; len -= 48; } while (len > 0); } else { /* write bytes */ dm_writeb(DM1105_I2CDAT, msgs[i].addr << 1); for (byte = 0; byte < msgs[i].len; byte++) { data = msgs[i].buf[byte]; dm_writeb(DM1105_I2CDAT + byte + 1, data); } dm_writeb(DM1105_I2CCTR, 0x81 + msgs[i].len); for (j = 0; j < 25; j++) { mdelay(10); status = dm_readb(DM1105_I2CSTS); if ((status & 0xc0) == 0x40) break; } if (j >= 25) return -1; } } return num; err: return rc; } static u32 functionality(struct i2c_adapter *adap) { return I2C_FUNC_I2C; } static struct i2c_algorithm dm1105_algo = { .master_xfer = dm1105_i2c_xfer, .functionality = functionality, }; static inline struct dm1105_dev *feed_to_dm1105_dev(struct dvb_demux_feed *feed) { return container_of(feed->demux, struct dm1105_dev, demux); } static inline struct dm1105_dev *frontend_to_dm1105_dev(struct dvb_frontend *fe) { return container_of(fe->dvb, struct dm1105_dev, dvb_adapter); } static int dm1105_set_voltage(struct dvb_frontend *fe, fe_sec_voltage_t voltage) { struct dm1105_dev *dev = frontend_to_dm1105_dev(fe); dm1105_gpio_enable(dev, dm1105_boards[dev->boardnr].lnb.mask, 1); if (voltage == SEC_VOLTAGE_18) dm1105_gpio_andor(dev, dm1105_boards[dev->boardnr].lnb.mask, dm1105_boards[dev->boardnr].lnb.v18); else if (voltage == SEC_VOLTAGE_13) dm1105_gpio_andor(dev, dm1105_boards[dev->boardnr].lnb.mask, dm1105_boards[dev->boardnr].lnb.v13); else dm1105_gpio_andor(dev, dm1105_boards[dev->boardnr].lnb.mask, dm1105_boards[dev->boardnr].lnb.off); return 0; } static void dm1105_set_dma_addr(struct dm1105_dev *dev) { dm_writel(DM1105_STADR, cpu_to_le32(dev->dma_addr)); } static int __devinit dm1105_dma_map(struct dm1105_dev *dev) { dev->ts_buf = pci_alloc_consistent(dev->pdev, 6 * DM1105_DMA_BYTES, &dev->dma_addr); return !dev->ts_buf; } static void dm1105_dma_unmap(struct dm1105_dev *dev) { pci_free_consistent(dev->pdev, 6 * DM1105_DMA_BYTES, dev->ts_buf, dev->dma_addr); } static void dm1105_enable_irqs(struct dm1105_dev *dev) { dm_writeb(DM1105_INTMAK, INTMAK_ALLMASK); dm_writeb(DM1105_CR, 1); } static void dm1105_disable_irqs(struct dm1105_dev *dev) { dm_writeb(DM1105_INTMAK, INTMAK_IRM); dm_writeb(DM1105_CR, 0); } static int dm1105_start_feed(struct dvb_demux_feed *f) { struct dm1105_dev *dev = feed_to_dm1105_dev(f); if (dev->full_ts_users++ == 0) dm1105_enable_irqs(dev); return 0; } static int dm1105_stop_feed(struct dvb_demux_feed *f) { struct dm1105_dev *dev = feed_to_dm1105_dev(f); if (--dev->full_ts_users == 0) dm1105_disable_irqs(dev); return 0; } /* ir work handler */ static void dm1105_emit_key(struct work_struct *work) { struct infrared *ir = container_of(work, struct infrared, work); u32 ircom = ir->ir_command; u8 data; if (ir_debug) printk(KERN_INFO "%s: received byte 0x%04x\n", __func__, ircom); data = (ircom >> 8) & 0x7f; rc_keydown(ir->dev, data, 0); } /* work handler */ static void dm1105_dmx_buffer(struct work_struct *work) { struct dm1105_dev *dev = container_of(work, struct dm1105_dev, work); unsigned int nbpackets; u32 oldwrp = dev->wrp; u32 nextwrp = dev->nextwrp; if (!((dev->ts_buf[oldwrp] == 0x47) && (dev->ts_buf[oldwrp + 188] == 0x47) && (dev->ts_buf[oldwrp + 188 * 2] == 0x47))) { dev->PacketErrorCount++; /* bad packet found */ if ((dev->PacketErrorCount >= 2) && (dev->dmarst == 0)) { dm_writeb(DM1105_RST, 1); dev->wrp = 0; dev->PacketErrorCount = 0; dev->dmarst = 0; return; } } if (nextwrp < oldwrp) { memcpy(dev->ts_buf + dev->buffer_size, dev->ts_buf, nextwrp); nbpackets = ((dev->buffer_size - oldwrp) + nextwrp) / 188; } else nbpackets = (nextwrp - oldwrp) / 188; dev->wrp = nextwrp; dvb_dmx_swfilter_packets(&dev->demux, &dev->ts_buf[oldwrp], nbpackets); } static irqreturn_t dm1105_irq(int irq, void *dev_id) { struct dm1105_dev *dev = dev_id; /* Read-Write INSTS Ack's Interrupt for DM1105 chip 16.03.2008 */ unsigned int intsts = dm_readb(DM1105_INTSTS); dm_writeb(DM1105_INTSTS, intsts); switch (intsts) { case INTSTS_TSIRQ: case (INTSTS_TSIRQ | INTSTS_IR): dev->nextwrp = dm_readl(DM1105_WRP) - dm_readl(DM1105_STADR); queue_work(dev->wq, &dev->work); break; case INTSTS_IR: dev->ir.ir_command = dm_readl(DM1105_IRCODE); schedule_work(&dev->ir.work); break; } return IRQ_HANDLED; } static int __devinit dm1105_ir_init(struct dm1105_dev *dm1105) { struct rc_dev *dev; int err = -ENOMEM; dev = rc_allocate_device(); if (!dev) return -ENOMEM; snprintf(dm1105->ir.input_phys, sizeof(dm1105->ir.input_phys), "pci-%s/ir0", pci_name(dm1105->pdev)); dev->driver_name = MODULE_NAME; dev->map_name = RC_MAP_DM1105_NEC; dev->driver_type = RC_DRIVER_SCANCODE; dev->input_name = "DVB on-card IR receiver"; dev->input_phys = dm1105->ir.input_phys; dev->input_id.bustype = BUS_PCI; dev->input_id.version = 1; if (dm1105->pdev->subsystem_vendor) { dev->input_id.vendor = dm1105->pdev->subsystem_vendor; dev->input_id.product = dm1105->pdev->subsystem_device; } else { dev->input_id.vendor = dm1105->pdev->vendor; dev->input_id.product = dm1105->pdev->device; } dev->dev.parent = &dm1105->pdev->dev; INIT_WORK(&dm1105->ir.work, dm1105_emit_key); err = rc_register_device(dev); if (err < 0) { rc_free_device(dev); return err; } dm1105->ir.dev = dev; return 0; } static void __devexit dm1105_ir_exit(struct dm1105_dev *dm1105) { rc_unregister_device(dm1105->ir.dev); } static int __devinit dm1105_hw_init(struct dm1105_dev *dev) { dm1105_disable_irqs(dev); dm_writeb(DM1105_HOST_CTR, 0); /*DATALEN 188,*/ dm_writeb(DM1105_DTALENTH, 188); /*TS_STRT TS_VALP MSBFIRST TS_MODE ALPAS TSPES*/ dm_writew(DM1105_TSCTR, 0xc10a); /* map DMA and set address */ dm1105_dma_map(dev); dm1105_set_dma_addr(dev); /* big buffer */ dm_writel(DM1105_RLEN, 5 * DM1105_DMA_BYTES); dm_writeb(DM1105_INTCNT, 47); /* IR NEC mode enable */ dm_writeb(DM1105_IRCTR, (DM1105_IR_EN | DM1105_SYS_CHK)); dm_writeb(DM1105_IRMODE, 0); dm_writew(DM1105_SYSTEMCODE, 0); return 0; } static void dm1105_hw_exit(struct dm1105_dev *dev) { dm1105_disable_irqs(dev); /* IR disable */ dm_writeb(DM1105_IRCTR, 0); dm_writeb(DM1105_INTMAK, INTMAK_NONEMASK); dm1105_dma_unmap(dev); } static struct stv0299_config sharp_z0194a_config = { .demod_address = 0x68, .inittab = sharp_z0194a_inittab, .mclk = 88000000UL, .invert = 1, .skip_reinit = 0, .lock_output = STV0299_LOCKOUTPUT_1, .volt13_op0_op1 = STV0299_VOLT13_OP1, .min_delay_ms = 100, .set_symbol_rate = sharp_z0194a_set_symbol_rate, }; static struct stv0288_config earda_config = { .demod_address = 0x68, .min_delay_ms = 100, }; static struct si21xx_config serit_config = { .demod_address = 0x68, .min_delay_ms = 100, }; static struct cx24116_config serit_sp2633_config = { .demod_address = 0x55, }; static struct ds3000_config dvbworld_ds3000_config = { .demod_address = 0x68, }; static struct ts2020_config dvbworld_ts2020_config = { .tuner_address = 0x60, }; static int __devinit frontend_init(struct dm1105_dev *dev) { int ret; switch (dev->boardnr) { case DM1105_BOARD_UNBRANDED_I2C_ON_GPIO: dm1105_gpio_enable(dev, GPIO15, 1); dm1105_gpio_clear(dev, GPIO15); msleep(100); dm1105_gpio_set(dev, GPIO15); msleep(200); dev->fe = dvb_attach( stv0299_attach, &sharp_z0194a_config, &dev->i2c_bb_adap); if (dev->fe) { dev->fe->ops.set_voltage = dm1105_set_voltage; dvb_attach(dvb_pll_attach, dev->fe, 0x60, &dev->i2c_bb_adap, DVB_PLL_OPERA1); break; } dev->fe = dvb_attach( stv0288_attach, &earda_config, &dev->i2c_bb_adap); if (dev->fe) { dev->fe->ops.set_voltage = dm1105_set_voltage; dvb_attach(stb6000_attach, dev->fe, 0x61, &dev->i2c_bb_adap); break; } dev->fe = dvb_attach( si21xx_attach, &serit_config, &dev->i2c_bb_adap); if (dev->fe) dev->fe->ops.set_voltage = dm1105_set_voltage; break; case DM1105_BOARD_DVBWORLD_2004: dev->fe = dvb_attach( cx24116_attach, &serit_sp2633_config, &dev->i2c_adap); if (dev->fe) { dev->fe->ops.set_voltage = dm1105_set_voltage; break; } dev->fe = dvb_attach( ds3000_attach, &dvbworld_ds3000_config, &dev->i2c_adap); if (dev->fe) { dvb_attach(ts2020_attach, dev->fe, &dvbworld_ts2020_config, &dev->i2c_adap); dev->fe->ops.set_voltage = dm1105_set_voltage; } break; case DM1105_BOARD_DVBWORLD_2002: case DM1105_BOARD_AXESS_DM05: default: dev->fe = dvb_attach( stv0299_attach, &sharp_z0194a_config, &dev->i2c_adap); if (dev->fe) { dev->fe->ops.set_voltage = dm1105_set_voltage; dvb_attach(dvb_pll_attach, dev->fe, 0x60, &dev->i2c_adap, DVB_PLL_OPERA1); break; } dev->fe = dvb_attach( stv0288_attach, &earda_config, &dev->i2c_adap); if (dev->fe) { dev->fe->ops.set_voltage = dm1105_set_voltage; dvb_attach(stb6000_attach, dev->fe, 0x61, &dev->i2c_adap); break; } dev->fe = dvb_attach( si21xx_attach, &serit_config, &dev->i2c_adap); if (dev->fe) dev->fe->ops.set_voltage = dm1105_set_voltage; } if (!dev->fe) { dev_err(&dev->pdev->dev, "could not attach frontend\n"); return -ENODEV; } ret = dvb_register_frontend(&dev->dvb_adapter, dev->fe); if (ret < 0) { if (dev->fe->ops.release) dev->fe->ops.release(dev->fe); dev->fe = NULL; return ret; } return 0; } static void __devinit dm1105_read_mac(struct dm1105_dev *dev, u8 *mac) { static u8 command[1] = { 0x28 }; struct i2c_msg msg[] = { { .addr = IIC_24C01_addr >> 1, .flags = 0, .buf = command, .len = 1 }, { .addr = IIC_24C01_addr >> 1, .flags = I2C_M_RD, .buf = mac, .len = 6 }, }; dm1105_i2c_xfer(&dev->i2c_adap, msg , 2); dev_info(&dev->pdev->dev, "MAC %pM\n", mac); } static int __devinit dm1105_probe(struct pci_dev *pdev, const struct pci_device_id *ent) { struct dm1105_dev *dev; struct dvb_adapter *dvb_adapter; struct dvb_demux *dvbdemux; struct dmx_demux *dmx; int ret = -ENOMEM; int i; dev = kzalloc(sizeof(struct dm1105_dev), GFP_KERNEL); if (!dev) return -ENOMEM; /* board config */ dev->nr = dm1105_devcount; dev->boardnr = UNSET; if (card[dev->nr] < ARRAY_SIZE(dm1105_boards)) dev->boardnr = card[dev->nr]; for (i = 0; UNSET == dev->boardnr && i < ARRAY_SIZE(dm1105_subids); i++) if (pdev->subsystem_vendor == dm1105_subids[i].subvendor && pdev->subsystem_device == dm1105_subids[i].subdevice) dev->boardnr = dm1105_subids[i].card; if (UNSET == dev->boardnr) { dev->boardnr = DM1105_BOARD_UNKNOWN; dm1105_card_list(pdev); } dm1105_devcount++; dev->pdev = pdev; dev->buffer_size = 5 * DM1105_DMA_BYTES; dev->PacketErrorCount = 0; dev->dmarst = 0; ret = pci_enable_device(pdev); if (ret < 0) goto err_kfree; ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32)); if (ret < 0) goto err_pci_disable_device; pci_set_master(pdev); ret = pci_request_regions(pdev, DRIVER_NAME); if (ret < 0) goto err_pci_disable_device; dev->io_mem = pci_iomap(pdev, 0, pci_resource_len(pdev, 0)); if (!dev->io_mem) { ret = -EIO; goto err_pci_release_regions; } spin_lock_init(&dev->lock); pci_set_drvdata(pdev, dev); ret = dm1105_hw_init(dev); if (ret < 0) goto err_pci_iounmap; /* i2c */ i2c_set_adapdata(&dev->i2c_adap, dev); strcpy(dev->i2c_adap.name, DRIVER_NAME); dev->i2c_adap.owner = THIS_MODULE; dev->i2c_adap.dev.parent = &pdev->dev; dev->i2c_adap.algo = &dm1105_algo; dev->i2c_adap.algo_data = dev; ret = i2c_add_adapter(&dev->i2c_adap); if (ret < 0) goto err_dm1105_hw_exit; i2c_set_adapdata(&dev->i2c_bb_adap, dev); strcpy(dev->i2c_bb_adap.name, DM1105_I2C_GPIO_NAME); dev->i2c_bb_adap.owner = THIS_MODULE; dev->i2c_bb_adap.dev.parent = &pdev->dev; dev->i2c_bb_adap.algo_data = &dev->i2c_bit; dev->i2c_bit.data = dev; dev->i2c_bit.setsda = dm1105_setsda; dev->i2c_bit.setscl = dm1105_setscl; dev->i2c_bit.getsda = dm1105_getsda; dev->i2c_bit.getscl = dm1105_getscl; dev->i2c_bit.udelay = 10; dev->i2c_bit.timeout = 10; /* Raise SCL and SDA */ dm1105_setsda(dev, 1); dm1105_setscl(dev, 1); ret = i2c_bit_add_bus(&dev->i2c_bb_adap); if (ret < 0) goto err_i2c_del_adapter; /* dvb */ ret = dvb_register_adapter(&dev->dvb_adapter, DRIVER_NAME, THIS_MODULE, &pdev->dev, adapter_nr); if (ret < 0) goto err_i2c_del_adapters; dvb_adapter = &dev->dvb_adapter; dm1105_read_mac(dev, dvb_adapter->proposed_mac); dvbdemux = &dev->demux; dvbdemux->filternum = 256; dvbdemux->feednum = 256; dvbdemux->start_feed = dm1105_start_feed; dvbdemux->stop_feed = dm1105_stop_feed; dvbdemux->dmx.capabilities = (DMX_TS_FILTERING | DMX_SECTION_FILTERING | DMX_MEMORY_BASED_FILTERING); ret = dvb_dmx_init(dvbdemux); if (ret < 0) goto err_dvb_unregister_adapter; dmx = &dvbdemux->dmx; dev->dmxdev.filternum = 256; dev->dmxdev.demux = dmx; dev->dmxdev.capabilities = 0; ret = dvb_dmxdev_init(&dev->dmxdev, dvb_adapter); if (ret < 0) goto err_dvb_dmx_release; dev->hw_frontend.source = DMX_FRONTEND_0; ret = dmx->add_frontend(dmx, &dev->hw_frontend); if (ret < 0) goto err_dvb_dmxdev_release; dev->mem_frontend.source = DMX_MEMORY_FE; ret = dmx->add_frontend(dmx, &dev->mem_frontend); if (ret < 0) goto err_remove_hw_frontend; ret = dmx->connect_frontend(dmx, &dev->hw_frontend); if (ret < 0) goto err_remove_mem_frontend; ret = dvb_net_init(dvb_adapter, &dev->dvbnet, dmx); if (ret < 0) goto err_disconnect_frontend; ret = frontend_init(dev); if (ret < 0) goto err_dvb_net; dm1105_ir_init(dev); INIT_WORK(&dev->work, dm1105_dmx_buffer); sprintf(dev->wqn, "%s/%d", dvb_adapter->name, dvb_adapter->num); dev->wq = create_singlethread_workqueue(dev->wqn); if (!dev->wq) { ret = -ENOMEM; goto err_dvb_net; } ret = request_irq(pdev->irq, dm1105_irq, IRQF_SHARED, DRIVER_NAME, dev); if (ret < 0) goto err_workqueue; return 0; err_workqueue: destroy_workqueue(dev->wq); err_dvb_net: dvb_net_release(&dev->dvbnet); err_disconnect_frontend: dmx->disconnect_frontend(dmx); err_remove_mem_frontend: dmx->remove_frontend(dmx, &dev->mem_frontend); err_remove_hw_frontend: dmx->remove_frontend(dmx, &dev->hw_frontend); err_dvb_dmxdev_release: dvb_dmxdev_release(&dev->dmxdev); err_dvb_dmx_release: dvb_dmx_release(dvbdemux); err_dvb_unregister_adapter: dvb_unregister_adapter(dvb_adapter); err_i2c_del_adapters: i2c_del_adapter(&dev->i2c_bb_adap); err_i2c_del_adapter: i2c_del_adapter(&dev->i2c_adap); err_dm1105_hw_exit: dm1105_hw_exit(dev); err_pci_iounmap: pci_iounmap(pdev, dev->io_mem); err_pci_release_regions: pci_release_regions(pdev); err_pci_disable_device: pci_disable_device(pdev); err_kfree: pci_set_drvdata(pdev, NULL); kfree(dev); return ret; } static void __devexit dm1105_remove(struct pci_dev *pdev) { struct dm1105_dev *dev = pci_get_drvdata(pdev); struct dvb_adapter *dvb_adapter = &dev->dvb_adapter; struct dvb_demux *dvbdemux = &dev->demux; struct dmx_demux *dmx = &dvbdemux->dmx; dm1105_ir_exit(dev); dmx->close(dmx); dvb_net_release(&dev->dvbnet); if (dev->fe) dvb_unregister_frontend(dev->fe); dmx->disconnect_frontend(dmx); dmx->remove_frontend(dmx, &dev->mem_frontend); dmx->remove_frontend(dmx, &dev->hw_frontend); dvb_dmxdev_release(&dev->dmxdev); dvb_dmx_release(dvbdemux); dvb_unregister_adapter(dvb_adapter); if (&dev->i2c_adap) i2c_del_adapter(&dev->i2c_adap); dm1105_hw_exit(dev); synchronize_irq(pdev->irq); free_irq(pdev->irq, dev); pci_iounmap(pdev, dev->io_mem); pci_release_regions(pdev); pci_disable_device(pdev); pci_set_drvdata(pdev, NULL); dm1105_devcount--; kfree(dev); } static struct pci_device_id dm1105_id_table[] __devinitdata = { { .vendor = PCI_VENDOR_ID_TRIGEM, .device = PCI_DEVICE_ID_DM1105, .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, }, { .vendor = PCI_VENDOR_ID_AXESS, .device = PCI_DEVICE_ID_DM05, .subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, }, { /* empty */ }, }; MODULE_DEVICE_TABLE(pci, dm1105_id_table); static struct pci_driver dm1105_driver = { .name = DRIVER_NAME, .id_table = dm1105_id_table, .probe = dm1105_probe, .remove = __devexit_p(dm1105_remove), }; static int __init dm1105_init(void) { return pci_register_driver(&dm1105_driver); } static void __exit dm1105_exit(void) { pci_unregister_driver(&dm1105_driver); } module_init(dm1105_init); module_exit(dm1105_exit); MODULE_AUTHOR("Igor M. Liplianin "); MODULE_DESCRIPTION("SDMC DM1105 DVB driver"); MODULE_LICENSE("GPL");