aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts
diff options
context:
space:
mode:
authorJon Medhurst <tixy@linaro.org>2013-01-30 12:02:46 +0000
committerAlex Shi <alex.shi@linaro.org>2014-07-16 12:45:13 +0800
commita817e8edc6dc8a5e6040b54972d1fdb553f206f9 (patch)
tree1b97fef1384e6872b5311711cf4275cefd95a37b /arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts
parente24bd81246332c765dcd86a576dfe21829afad63 (diff)
ARM: dts: Changes to get RTSM working with Linux 3.8
Signed-off-by: Jon Medhurst <tixy@linaro.org> (cherry picked from commit c389f3cfcc61cafaeb4c7d35ad2bc961ab301c39) Signed-off-by: Alex Shi <alex.shi@linaro.org>
Diffstat (limited to 'arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts')
-rw-r--r--arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts44
1 files changed, 42 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts b/arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts
index e4379059b32b..fca6b2f79677 100644
--- a/arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts
+++ b/arch/arm/boot/dts/rtsm_ve-cortex_a9x2.dts
@@ -11,6 +11,7 @@
/ {
model = "RTSM_VE_CortexA9x2";
+ arm,vexpress,site = <0xf>;
compatible = "arm,rtsm_ve,cortex_a9x2", "arm,vexpress";
interrupt-parent = <&gic>;
#address-cells = <1>;
@@ -73,7 +74,43 @@
<0x2c000100 0x100>;
};
- motherboard {
+ dcc {
+ compatible = "arm,vexpress,config-bus";
+ arm,vexpress,config-bridge = <&v2m_sysreg>;
+
+ osc@0 {
+ /* ACLK clock to the AXI master port on the test chip */
+ compatible = "arm,vexpress-osc";
+ arm,vexpress-sysreg,func = <1 0>;
+ freq-range = <30000000 50000000>;
+ #clock-cells = <0>;
+ clock-output-names = "extsaxiclk";
+ };
+
+ oscclk1: osc@1 {
+ /* Reference clock for the CLCD */
+ compatible = "arm,vexpress-osc";
+ arm,vexpress-sysreg,func = <1 1>;
+ freq-range = <10000000 80000000>;
+ #clock-cells = <0>;
+ clock-output-names = "clcdclk";
+ };
+
+ smbclk: oscclk2: osc@2 {
+ /* Reference clock for the test chip internal PLLs */
+ compatible = "arm,vexpress-osc";
+ arm,vexpress-sysreg,func = <1 2>;
+ freq-range = <33000000 100000000>;
+ #clock-cells = <0>;
+ clock-output-names = "tcrefclk";
+ };
+ };
+
+ smb {
+ compatible = "simple-bus";
+
+ #address-cells = <2>;
+ #size-cells = <1>;
ranges = <0 0 0x08000000 0x04000000>,
<1 0 0x14000000 0x04000000>,
<2 0 0x18000000 0x04000000>,
@@ -81,6 +118,7 @@
<4 0 0x0c000000 0x04000000>,
<5 0 0x10000000 0x04000000>;
+ #interrupt-cells = <1>;
interrupt-map-mask = <0 0 63>;
interrupt-map = <0 0 0 &gic 0 0 4>,
<0 0 1 &gic 0 1 4>,
@@ -125,7 +163,9 @@
<0 0 40 &gic 0 40 4>,
<0 0 41 &gic 0 41 4>,
<0 0 42 &gic 0 42 4>;
+
+ /include/ "rtsm_ve-motherboard.dtsi"
};
};
-/include/ "rtsm_ve-motherboard.dtsi"
+/include/ "clcd-panels.dtsi"