summaryrefslogtreecommitdiff
path: root/arch/arm/mach-omap2/include/mach/ctrl_module_pad_core_44xx.h
blob: 1e2d3322f33eec1e644350c2aeda84718569378a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
/*
 * OMAP44xx CTRL_MODULE_PAD_CORE registers and bitfields
 *
 * Copyright (C) 2009-2010 Texas Instruments, Inc.
 *
 * Benoit Cousson (b-cousson@ti.com)
 * Santosh Shilimkar (santosh.shilimkar@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_CORE_44XX_H
#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_CORE_44XX_H


/* Base address */
#define OMAP4_CTRL_MODULE_PAD_CORE				0x4a100000

/* Registers offset */
#define OMAP4_CTRL_MODULE_PAD_CORE_IP_REVISION			0x0000
#define OMAP4_CTRL_MODULE_PAD_CORE_IP_HWINFO			0x0004
#define OMAP4_CTRL_MODULE_PAD_CORE_IP_SYSCONFIG			0x0010
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_0	0x01d8
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_1	0x01dc
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_2	0x01e0
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_3	0x01e4
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_4	0x01e8
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_5	0x01ec
#define OMAP4_CTRL_MODULE_PAD_CORE_PADCONF_WAKEUPEVENT_6	0x01f0
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PADCONF_GLOBAL	0x05a0
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PADCONF_MODE		0x05a4
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART1IO_PADCONF_0	0x05a8
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART1IO_PADCONF_1	0x05ac
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART2IO_PADCONF_0	0x05b0
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART2IO_PADCONF_1	0x05b4
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_0	0x05b8
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_1	0x05bc
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SMART3IO_PADCONF_2	0x05c0
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USBB_HSIC		0x05c4
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_SLIMBUS		0x05c8
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_PBIASLITE		0x0600
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_I2C_0		0x0604
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_CAMERA_RX		0x0608
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_AVDAC		0x060c
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HDMI_TX_PHY		0x0610
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MMC2			0x0614
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_DSIPHY		0x0618
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MCBSPLP		0x061c
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USB2PHYCORE		0x0620
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_I2C_1		0x0624
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_MMC1			0x0628
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HSI			0x062c
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_USB			0x0630
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_HDQ			0x0634
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_0		0x0638
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_1		0x063c
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_2		0x0640
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO1_3		0x0644
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_0		0x0648
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_1		0x064c
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_2		0x0650
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_LPDDR2IO2_3		0x0654
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_BUS_HOLD		0x0658
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_C2C			0x065c
#define OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_RW	0x0660
#define OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_R		0x0664
#define OMAP4_CTRL_MODULE_PAD_CORE_CORE_CONTROL_SPARE_R_C0	0x0668
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_1		0x0700
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_2		0x0704
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_3		0x0708
#define OMAP4_CTRL_MODULE_PAD_CORE_CONTROL_EFUSE_4		0x070c

/* Registers shifts and masks */

/* IP_REVISION */
#define OMAP4_IP_REV_SCHEME_SHIFT				30
#define OMAP4_IP_REV_SCHEME_MASK				(0x3 << 30)
#define OMAP4_IP_REV_FUNC_SHIFT					16
#define OMAP4_IP_REV_FUNC_MASK					(0xfff << 16)
#define OMAP4_IP_REV_RTL_SHIFT					11
#define OMAP4_IP_REV_RTL_MASK					(0x1f << 11)
#define OMAP4_IP_REV_MAJOR_SHIFT				8
#define OMAP4_IP_REV_MAJOR_MASK					(0x7 << 8)
#define OMAP4_IP_REV_CUSTOM_SHIFT				6
#define OMAP4_IP_REV_CUSTOM_MASK				(0x3 << 6)
#define OMAP4_IP_REV_MINOR_SHIFT				0
#define OMAP4_IP_REV_MINOR_MASK					(0x3f << 0)

/* IP_HWINFO */
#define OMAP4_IP_HWINFO_SHIFT					0
#define OMAP4_IP_HWINFO_MASK					(0xffffffff << 0)

/* IP_SYSCONFIG */
#define OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT			2
#define OMAP4_IP_SYSCONFIG_IDLEMODE_MASK			(0x3 << 2)

/* PADCONF_WAKEUPEVENT_0 */
#define OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP4_GPMC_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_GPMC_NWP_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP4_GPMC_NCS3_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP4_GPMC_NCS2_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP4_GPMC_NCS1_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP4_GPMC_NCS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP4_GPMC_A25_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP4_GPMC_A24_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP4_GPMC_A23_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP4_GPMC_A22_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP4_GPMC_A21_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP4_GPMC_A20_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP4_GPMC_A19_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP4_GPMC_A18_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP4_GPMC_A17_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP4_GPMC_A16_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_GPMC_AD15_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP4_GPMC_AD14_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP4_GPMC_AD13_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP4_GPMC_AD12_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP4_GPMC_AD11_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP4_GPMC_AD10_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP4_GPMC_AD9_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP4_GPMC_AD8_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_GPMC_AD7_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_GPMC_AD6_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_GPMC_AD5_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP4_GPMC_AD4_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP4_GPMC_AD3_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_GPMC_AD2_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_GPMC_AD1_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_GPMC_AD0_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_1 */
#define OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP4_CAM_STROBE_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_CAM_SHUTTER_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP4_CSI22_DY1_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP4_CSI22_DX1_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_CSI22_DY0_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP4_CSI22_DY0_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP4_CSI22_DX0_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP4_CSI22_DX0_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP4_CSI21_DY4_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP4_CSI21_DY4_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP4_CSI21_DX4_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP4_CSI21_DX4_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP4_CSI21_DY3_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP4_CSI21_DY3_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP4_CSI21_DX3_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP4_CSI21_DX3_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP4_CSI21_DY2_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP4_CSI21_DY2_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP4_CSI21_DX2_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP4_CSI21_DX2_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP4_CSI21_DY1_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP4_CSI21_DY1_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP4_CSI21_DX1_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP4_CSI21_DX1_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP4_CSI21_DY0_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP4_CSI21_DY0_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP4_CSI21_DX0_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP4_CSI21_DX0_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP4_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_HDMI_DDC_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP4_HDMI_DDC_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP4_HDMI_CEC_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP4_HDMI_CEC_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_HDMI_HPD_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP4_HDMI_HPD_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP4_C2C_DATA15_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP4_C2C_DATA15_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP4_C2C_DATA14_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP4_C2C_DATA14_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP4_C2C_DATA13_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP4_C2C_DATA13_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP4_C2C_DATA12_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP4_C2C_DATA12_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP4_C2C_DATA11_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_C2C_DATA11_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_GPMC_WAIT1_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_GPMC_WAIT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_GPMC_WAIT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_GPMC_NBE1_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP4_GPMC_NBE1_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_GPMC_NBE0_CLE_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP4_GPMC_NBE0_CLE_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_GPMC_NWE_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_GPMC_NWE_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_GPMC_NOE_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_GPMC_NOE_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_GPMC_NADV_ALE_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_GPMC_NADV_ALE_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_2 */
#define OMAP4_ABE_MCBSP1_CLKX_DUPLICATEWAKEUPEVENT_SHIFT	31
#define OMAP4_ABE_MCBSP1_CLKX_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_ABE_MCBSP2_FSX_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_ABE_MCBSP2_FSX_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_ABE_MCBSP2_DX_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP4_ABE_MCBSP2_DX_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP4_ABE_MCBSP2_DR_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP4_ABE_MCBSP2_DR_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_ABE_MCBSP2_CLKX_DUPLICATEWAKEUPEVENT_SHIFT	27
#define OMAP4_ABE_MCBSP2_CLKX_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP4_SDMMC1_DAT7_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP4_SDMMC1_DAT7_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP4_SDMMC1_DAT6_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP4_SDMMC1_DAT6_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP4_SDMMC1_DAT5_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP4_SDMMC1_DAT5_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP4_SDMMC1_DAT4_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP4_SDMMC1_DAT4_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP4_SDMMC1_DAT3_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP4_SDMMC1_DAT3_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP4_SDMMC1_DAT2_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP4_SDMMC1_DAT2_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP4_SDMMC1_DAT1_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP4_SDMMC1_DAT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP4_SDMMC1_DAT0_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP4_SDMMC1_DAT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP4_SDMMC1_CMD_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP4_SDMMC1_CMD_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP4_SDMMC1_CLK_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP4_SDMMC1_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP4_USBC1_ICUSB_DM_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP4_USBC1_ICUSB_DM_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP4_USBC1_ICUSB_DP_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_USBC1_ICUSB_DP_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	14
#define OMAP4_USBB1_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	(1 << 14)
#define OMAP4_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	13
#define OMAP4_USBB1_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_USBB1_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_SHIFT	12
#define OMAP4_USBB1_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_MASK	(1 << 12)
#define OMAP4_USBB1_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_SHIFT	11
#define OMAP4_USBB1_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_MASK	(1 << 11)
#define OMAP4_USBB1_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_SHIFT	10
#define OMAP4_USBB1_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_MASK	(1 << 10)
#define OMAP4_USBB1_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_SHIFT	9
#define OMAP4_USBB1_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_MASK	(1 << 9)
#define OMAP4_USBB1_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	8
#define OMAP4_USBB1_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_MASK	(1 << 8)
#define OMAP4_USBB1_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	7
#define OMAP4_USBB1_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_MASK	(1 << 7)
#define OMAP4_USBB1_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	6
#define OMAP4_USBB1_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_MASK	(1 << 6)
#define OMAP4_USBB1_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	5
#define OMAP4_USBB1_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_MASK	(1 << 5)
#define OMAP4_USBB1_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_SHIFT	4
#define OMAP4_USBB1_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_MASK	(1 << 4)
#define OMAP4_USBB1_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_SHIFT	3
#define OMAP4_USBB1_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_MASK	(1 << 3)
#define OMAP4_USBB1_ULPITLL_STP_DUPLICATEWAKEUPEVENT_SHIFT	2
#define OMAP4_USBB1_ULPITLL_STP_DUPLICATEWAKEUPEVENT_MASK	(1 << 2)
#define OMAP4_USBB1_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_SHIFT	1
#define OMAP4_USBB1_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_MASK	(1 << 1)
#define OMAP4_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_SHIFT	0
#define OMAP4_CAM_GLOBALRESET_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_3 */
#define OMAP4_MCSPI1_CS3_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP4_MCSPI1_CS3_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_MCSPI1_CS2_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_MCSPI1_CS2_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP4_MCSPI1_CS1_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP4_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP4_MCSPI1_CS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP4_MCSPI1_SIMO_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP4_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP4_MCSPI1_SOMI_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP4_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP4_MCSPI1_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP4_I2C4_SDA_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP4_I2C4_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP4_I2C4_SCL_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP4_I2C4_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP4_I2C3_SDA_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP4_I2C3_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP4_I2C3_SCL_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP4_I2C3_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP4_I2C2_SDA_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP4_I2C2_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP4_I2C2_SCL_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP4_I2C2_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP4_I2C1_SDA_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP4_I2C1_SDA_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP4_I2C1_SCL_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP4_I2C1_SCL_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP4_HDQ_SIO_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP4_HDQ_SIO_DUPLICATEWAKEUPEVENT_MASK			(1 << 16)
#define OMAP4_UART2_TX_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_UART2_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_UART2_RX_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP4_UART2_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP4_UART2_RTS_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP4_UART2_RTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_UART2_CTS_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP4_UART2_CTS_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP4_ABE_DMIC_DIN3_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP4_ABE_DMIC_DIN3_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP4_ABE_DMIC_DIN2_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP4_ABE_DMIC_DIN2_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP4_ABE_DMIC_DIN1_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP4_ABE_DMIC_DIN1_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP4_ABE_DMIC_CLK1_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP4_ABE_DMIC_CLK1_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP4_ABE_CLKS_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_ABE_CLKS_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_ABE_PDM_LB_CLK_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_ABE_PDM_LB_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_ABE_PDM_FRAME_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_ABE_PDM_FRAME_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_ABE_PDM_DL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	4
#define OMAP4_ABE_PDM_DL_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_ABE_PDM_UL_DATA_DUPLICATEWAKEUPEVENT_SHIFT	3
#define OMAP4_ABE_PDM_UL_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_ABE_MCBSP1_FSX_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_ABE_MCBSP1_FSX_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_ABE_MCBSP1_DX_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_ABE_MCBSP1_DX_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_ABE_MCBSP1_DR_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_ABE_MCBSP1_DR_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_4 */
#define OMAP4_UNIPRO_TY0_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP4_UNIPRO_TY0_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_UNIPRO_TX0_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_UNIPRO_TX0_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_SHIFT	29
#define OMAP4_USBB2_HSIC_STROBE_DUPLICATEWAKEUPEVENT_MASK	(1 << 29)
#define OMAP4_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_SHIFT	28
#define OMAP4_USBB2_HSIC_DATA_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_USBB2_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_SHIFT	27
#define OMAP4_USBB2_ULPITLL_DAT7_DUPLICATEWAKEUPEVENT_MASK	(1 << 27)
#define OMAP4_USBB2_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_SHIFT	26
#define OMAP4_USBB2_ULPITLL_DAT6_DUPLICATEWAKEUPEVENT_MASK	(1 << 26)
#define OMAP4_USBB2_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_SHIFT	25
#define OMAP4_USBB2_ULPITLL_DAT5_DUPLICATEWAKEUPEVENT_MASK	(1 << 25)
#define OMAP4_USBB2_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_SHIFT	24
#define OMAP4_USBB2_ULPITLL_DAT4_DUPLICATEWAKEUPEVENT_MASK	(1 << 24)
#define OMAP4_USBB2_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_SHIFT	23
#define OMAP4_USBB2_ULPITLL_DAT3_DUPLICATEWAKEUPEVENT_MASK	(1 << 23)
#define OMAP4_USBB2_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_SHIFT	22
#define OMAP4_USBB2_ULPITLL_DAT2_DUPLICATEWAKEUPEVENT_MASK	(1 << 22)
#define OMAP4_USBB2_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_SHIFT	21
#define OMAP4_USBB2_ULPITLL_DAT1_DUPLICATEWAKEUPEVENT_MASK	(1 << 21)
#define OMAP4_USBB2_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_SHIFT	20
#define OMAP4_USBB2_ULPITLL_DAT0_DUPLICATEWAKEUPEVENT_MASK	(1 << 20)
#define OMAP4_USBB2_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_SHIFT	19
#define OMAP4_USBB2_ULPITLL_NXT_DUPLICATEWAKEUPEVENT_MASK	(1 << 19)
#define OMAP4_USBB2_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_SHIFT	18
#define OMAP4_USBB2_ULPITLL_DIR_DUPLICATEWAKEUPEVENT_MASK	(1 << 18)
#define OMAP4_USBB2_ULPITLL_STP_DUPLICATEWAKEUPEVENT_SHIFT	17
#define OMAP4_USBB2_ULPITLL_STP_DUPLICATEWAKEUPEVENT_MASK	(1 << 17)
#define OMAP4_USBB2_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_SHIFT	16
#define OMAP4_USBB2_ULPITLL_CLK_DUPLICATEWAKEUPEVENT_MASK	(1 << 16)
#define OMAP4_UART4_TX_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_UART4_TX_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_UART4_RX_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP4_UART4_RX_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP4_MCSPI4_CS0_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP4_MCSPI4_CS0_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_MCSPI4_SOMI_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP4_MCSPI4_SOMI_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP4_MCSPI4_SIMO_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP4_MCSPI4_SIMO_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP4_MCSPI4_CLK_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP4_MCSPI4_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP4_SDMMC5_DAT3_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP4_SDMMC5_DAT3_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP4_SDMMC5_DAT2_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP4_SDMMC5_DAT2_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP4_SDMMC5_DAT1_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_SDMMC5_DAT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_SDMMC5_DAT0_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_SDMMC5_DAT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_SDMMC5_CMD_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_SDMMC5_CMD_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_SDMMC5_CLK_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP4_SDMMC5_CLK_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP4_UART3_TX_IRTX_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_UART3_RX_IRRX_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_UART3_RTS_SD_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_UART3_RTS_SD_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_UART3_CTS_RCTX_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_5 */
#define OMAP4_DPM_EMU11_DUPLICATEWAKEUPEVENT_SHIFT		31
#define OMAP4_DPM_EMU11_DUPLICATEWAKEUPEVENT_MASK		(1 << 31)
#define OMAP4_DPM_EMU10_DUPLICATEWAKEUPEVENT_SHIFT		30
#define OMAP4_DPM_EMU10_DUPLICATEWAKEUPEVENT_MASK		(1 << 30)
#define OMAP4_DPM_EMU9_DUPLICATEWAKEUPEVENT_SHIFT		29
#define OMAP4_DPM_EMU9_DUPLICATEWAKEUPEVENT_MASK		(1 << 29)
#define OMAP4_DPM_EMU8_DUPLICATEWAKEUPEVENT_SHIFT		28
#define OMAP4_DPM_EMU8_DUPLICATEWAKEUPEVENT_MASK		(1 << 28)
#define OMAP4_DPM_EMU7_DUPLICATEWAKEUPEVENT_SHIFT		27
#define OMAP4_DPM_EMU7_DUPLICATEWAKEUPEVENT_MASK		(1 << 27)
#define OMAP4_DPM_EMU6_DUPLICATEWAKEUPEVENT_SHIFT		26
#define OMAP4_DPM_EMU6_DUPLICATEWAKEUPEVENT_MASK		(1 << 26)
#define OMAP4_DPM_EMU5_DUPLICATEWAKEUPEVENT_SHIFT		25
#define OMAP4_DPM_EMU5_DUPLICATEWAKEUPEVENT_MASK		(1 << 25)
#define OMAP4_DPM_EMU4_DUPLICATEWAKEUPEVENT_SHIFT		24
#define OMAP4_DPM_EMU4_DUPLICATEWAKEUPEVENT_MASK		(1 << 24)
#define OMAP4_DPM_EMU3_DUPLICATEWAKEUPEVENT_SHIFT		23
#define OMAP4_DPM_EMU3_DUPLICATEWAKEUPEVENT_MASK		(1 << 23)
#define OMAP4_DPM_EMU2_DUPLICATEWAKEUPEVENT_SHIFT		22
#define OMAP4_DPM_EMU2_DUPLICATEWAKEUPEVENT_MASK		(1 << 22)
#define OMAP4_DPM_EMU1_DUPLICATEWAKEUPEVENT_SHIFT		21
#define OMAP4_DPM_EMU1_DUPLICATEWAKEUPEVENT_MASK		(1 << 21)
#define OMAP4_DPM_EMU0_DUPLICATEWAKEUPEVENT_SHIFT		20
#define OMAP4_DPM_EMU0_DUPLICATEWAKEUPEVENT_MASK		(1 << 20)
#define OMAP4_SYS_BOOT5_DUPLICATEWAKEUPEVENT_SHIFT		19
#define OMAP4_SYS_BOOT5_DUPLICATEWAKEUPEVENT_MASK		(1 << 19)
#define OMAP4_SYS_BOOT4_DUPLICATEWAKEUPEVENT_SHIFT		18
#define OMAP4_SYS_BOOT4_DUPLICATEWAKEUPEVENT_MASK		(1 << 18)
#define OMAP4_SYS_BOOT3_DUPLICATEWAKEUPEVENT_SHIFT		17
#define OMAP4_SYS_BOOT3_DUPLICATEWAKEUPEVENT_MASK		(1 << 17)
#define OMAP4_SYS_BOOT2_DUPLICATEWAKEUPEVENT_SHIFT		16
#define OMAP4_SYS_BOOT2_DUPLICATEWAKEUPEVENT_MASK		(1 << 16)
#define OMAP4_SYS_BOOT1_DUPLICATEWAKEUPEVENT_SHIFT		15
#define OMAP4_SYS_BOOT1_DUPLICATEWAKEUPEVENT_MASK		(1 << 15)
#define OMAP4_SYS_BOOT0_DUPLICATEWAKEUPEVENT_SHIFT		14
#define OMAP4_SYS_BOOT0_DUPLICATEWAKEUPEVENT_MASK		(1 << 14)
#define OMAP4_SYS_NIRQ2_DUPLICATEWAKEUPEVENT_SHIFT		13
#define OMAP4_SYS_NIRQ2_DUPLICATEWAKEUPEVENT_MASK		(1 << 13)
#define OMAP4_SYS_NIRQ1_DUPLICATEWAKEUPEVENT_SHIFT		12
#define OMAP4_SYS_NIRQ1_DUPLICATEWAKEUPEVENT_MASK		(1 << 12)
#define OMAP4_FREF_CLK2_OUT_DUPLICATEWAKEUPEVENT_SHIFT		11
#define OMAP4_FREF_CLK2_OUT_DUPLICATEWAKEUPEVENT_MASK		(1 << 11)
#define OMAP4_FREF_CLK1_OUT_DUPLICATEWAKEUPEVENT_SHIFT		10
#define OMAP4_FREF_CLK1_OUT_DUPLICATEWAKEUPEVENT_MASK		(1 << 10)
#define OMAP4_UNIPRO_RY2_DUPLICATEWAKEUPEVENT_SHIFT		9
#define OMAP4_UNIPRO_RY2_DUPLICATEWAKEUPEVENT_MASK		(1 << 9)
#define OMAP4_UNIPRO_RX2_DUPLICATEWAKEUPEVENT_SHIFT		8
#define OMAP4_UNIPRO_RX2_DUPLICATEWAKEUPEVENT_MASK		(1 << 8)
#define OMAP4_UNIPRO_RY1_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_UNIPRO_RY1_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_UNIPRO_RX1_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_UNIPRO_RX1_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_UNIPRO_RY0_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_UNIPRO_RY0_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_UNIPRO_RX0_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP4_UNIPRO_RX0_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_UNIPRO_TY2_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP4_UNIPRO_TY2_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_UNIPRO_TX2_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_UNIPRO_TX2_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_UNIPRO_TY1_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_UNIPRO_TY1_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_UNIPRO_TX1_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_UNIPRO_TX1_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* PADCONF_WAKEUPEVENT_6 */
#define OMAP4_DPM_EMU19_DUPLICATEWAKEUPEVENT_SHIFT		7
#define OMAP4_DPM_EMU19_DUPLICATEWAKEUPEVENT_MASK		(1 << 7)
#define OMAP4_DPM_EMU18_DUPLICATEWAKEUPEVENT_SHIFT		6
#define OMAP4_DPM_EMU18_DUPLICATEWAKEUPEVENT_MASK		(1 << 6)
#define OMAP4_DPM_EMU17_DUPLICATEWAKEUPEVENT_SHIFT		5
#define OMAP4_DPM_EMU17_DUPLICATEWAKEUPEVENT_MASK		(1 << 5)
#define OMAP4_DPM_EMU16_DUPLICATEWAKEUPEVENT_SHIFT		4
#define OMAP4_DPM_EMU16_DUPLICATEWAKEUPEVENT_MASK		(1 << 4)
#define OMAP4_DPM_EMU15_DUPLICATEWAKEUPEVENT_SHIFT		3
#define OMAP4_DPM_EMU15_DUPLICATEWAKEUPEVENT_MASK		(1 << 3)
#define OMAP4_DPM_EMU14_DUPLICATEWAKEUPEVENT_SHIFT		2
#define OMAP4_DPM_EMU14_DUPLICATEWAKEUPEVENT_MASK		(1 << 2)
#define OMAP4_DPM_EMU13_DUPLICATEWAKEUPEVENT_SHIFT		1
#define OMAP4_DPM_EMU13_DUPLICATEWAKEUPEVENT_MASK		(1 << 1)
#define OMAP4_DPM_EMU12_DUPLICATEWAKEUPEVENT_SHIFT		0
#define OMAP4_DPM_EMU12_DUPLICATEWAKEUPEVENT_MASK		(1 << 0)

/* CONTROL_PADCONF_GLOBAL */
#define OMAP4_FORCE_OFFMODE_EN_SHIFT				31
#define OMAP4_FORCE_OFFMODE_EN_MASK				(1 << 31)

/* CONTROL_PADCONF_MODE */
#define OMAP4_VDDS_DV_BANK0_SHIFT				31
#define OMAP4_VDDS_DV_BANK0_MASK				(1 << 31)
#define OMAP4_VDDS_DV_BANK1_SHIFT				30
#define OMAP4_VDDS_DV_BANK1_MASK				(1 << 30)
#define OMAP4_VDDS_DV_BANK3_SHIFT				29
#define OMAP4_VDDS_DV_BANK3_MASK				(1 << 29)
#define OMAP4_VDDS_DV_BANK4_SHIFT				28
#define OMAP4_VDDS_DV_BANK4_MASK				(1 << 28)
#define OMAP4_VDDS_DV_BANK5_SHIFT				27
#define OMAP4_VDDS_DV_BANK5_MASK				(1 << 27)
#define OMAP4_VDDS_DV_BANK6_SHIFT				26
#define OMAP4_VDDS_DV_BANK6_MASK				(1 << 26)
#define OMAP4_VDDS_DV_C2C_SHIFT					25
#define OMAP4_VDDS_DV_C2C_MASK					(1 << 25)
#define OMAP4_VDDS_DV_CAM_SHIFT					24
#define OMAP4_VDDS_DV_CAM_MASK					(1 << 24)
#define OMAP4_VDDS_DV_GPMC_SHIFT				23
#define OMAP4_VDDS_DV_GPMC_MASK					(1 << 23)
#define OMAP4_VDDS_DV_SDMMC2_SHIFT				22
#define OMAP4_VDDS_DV_SDMMC2_MASK				(1 << 22)

/* CONTROL_SMART1IO_PADCONF_0 */
#define OMAP4_ABE_DR0_SC_SHIFT					30
#define OMAP4_ABE_DR0_SC_MASK					(0x3 << 30)
#define OMAP4_CAM_DR0_SC_SHIFT					28
#define OMAP4_CAM_DR0_SC_MASK					(0x3 << 28)
#define OMAP4_FREF_DR2_SC_SHIFT					26
#define OMAP4_FREF_DR2_SC_MASK					(0x3 << 26)
#define OMAP4_FREF_DR3_SC_SHIFT					24
#define OMAP4_FREF_DR3_SC_MASK					(0x3 << 24)
#define OMAP4_GPIO_DR8_SC_SHIFT					22
#define OMAP4_GPIO_DR8_SC_MASK					(0x3 << 22)
#define OMAP4_GPIO_DR9_SC_SHIFT					20
#define OMAP4_GPIO_DR9_SC_MASK					(0x3 << 20)
#define OMAP4_GPMC_DR2_SC_SHIFT					18
#define OMAP4_GPMC_DR2_SC_MASK					(0x3 << 18)
#define OMAP4_GPMC_DR3_SC_SHIFT					16
#define OMAP4_GPMC_DR3_SC_MASK					(0x3 << 16)
#define OMAP4_GPMC_DR6_SC_SHIFT					14
#define OMAP4_GPMC_DR6_SC_MASK					(0x3 << 14)
#define OMAP4_HDMI_DR0_SC_SHIFT					12
#define OMAP4_HDMI_DR0_SC_MASK					(0x3 << 12)
#define OMAP4_MCSPI1_DR0_SC_SHIFT				10
#define OMAP4_MCSPI1_DR0_SC_MASK				(0x3 << 10)
#define OMAP4_UART1_DR0_SC_SHIFT				8
#define OMAP4_UART1_DR0_SC_MASK					(0x3 << 8)
#define OMAP4_UART3_DR0_SC_SHIFT				6
#define OMAP4_UART3_DR0_SC_MASK					(0x3 << 6)
#define OMAP4_UART3_DR1_SC_SHIFT				4
#define OMAP4_UART3_DR1_SC_MASK					(0x3 << 4)
#define OMAP4_UNIPRO_DR0_SC_SHIFT				2
#define OMAP4_UNIPRO_DR0_SC_MASK				(0x3 << 2)
#define OMAP4_UNIPRO_DR1_SC_SHIFT				0
#define OMAP4_UNIPRO_DR1_SC_MASK				(0x3 << 0)

/* CONTROL_SMART1IO_PADCONF_1 */
#define OMAP4_ABE_DR0_LB_SHIFT					30
#define OMAP4_ABE_DR0_LB_MASK					(0x3 << 30)
#define OMAP4_CAM_DR0_LB_SHIFT					28
#define OMAP4_CAM_DR0_LB_MASK					(0x3 << 28)
#define OMAP4_FREF_DR2_LB_SHIFT					26
#define OMAP4_FREF_DR2_LB_MASK					(0x3 << 26)
#define OMAP4_FREF_DR3_LB_SHIFT					24
#define OMAP4_FREF_DR3_LB_MASK					(0x3 << 24)
#define OMAP4_GPIO_DR8_LB_SHIFT					22
#define OMAP4_GPIO_DR8_LB_MASK					(0x3 << 22)
#define OMAP4_GPIO_DR9_LB_SHIFT					20
#define OMAP4_GPIO_DR9_LB_MASK					(0x3 << 20)
#define OMAP4_GPMC_DR2_LB_SHIFT					18
#define OMAP4_GPMC_DR2_LB_MASK					(0x3 << 18)
#define OMAP4_GPMC_DR3_LB_SHIFT					16
#define OMAP4_GPMC_DR3_LB_MASK					(0x3 << 16)
#define OMAP4_GPMC_DR6_LB_SHIFT					14
#define OMAP4_GPMC_DR6_LB_MASK					(0x3 << 14)
#define OMAP4_HDMI_DR0_LB_SHIFT					12
#define OMAP4_HDMI_DR0_LB_MASK					(0x3 << 12)
#define OMAP4_MCSPI1_DR0_LB_SHIFT				10
#define OMAP4_MCSPI1_DR0_LB_MASK				(0x3 << 10)
#define OMAP4_UART1_DR0_LB_SHIFT				8
#define OMAP4_UART1_DR0_LB_MASK					(0x3 << 8)
#define OMAP4_UART3_DR0_LB_SHIFT				6
#define OMAP4_UART3_DR0_LB_MASK					(0x3 << 6)
#define OMAP4_UART3_DR1_LB_SHIFT				4
#define OMAP4_UART3_DR1_LB_MASK					(0x3 << 4)
#define OMAP4_UNIPRO_DR0_LB_SHIFT				2
#define OMAP4_UNIPRO_DR0_LB_MASK				(0x3 << 2)
#define OMAP4_UNIPRO_DR1_LB_SHIFT				0
#define OMAP4_UNIPRO_DR1_LB_MASK				(0x3 << 0)

/* CONTROL_SMART2IO_PADCONF_0 */
#define OMAP4_C2C_DR0_LB_SHIFT					31
#define OMAP4_C2C_DR0_LB_MASK					(1 << 31)
#define OMAP4_DPM_DR1_LB_SHIFT					30
#define OMAP4_DPM_DR1_LB_MASK					(1 << 30)
#define OMAP4_DPM_DR2_LB_SHIFT					29
#define OMAP4_DPM_DR2_LB_MASK					(1 << 29)
#define OMAP4_DPM_DR3_LB_SHIFT					28
#define OMAP4_DPM_DR3_LB_MASK					(1 << 28)
#define OMAP4_GPIO_DR0_LB_SHIFT					27
#define OMAP4_GPIO_DR0_LB_MASK					(1 << 27)
#define OMAP4_GPIO_DR1_LB_SHIFT					26
#define OMAP4_GPIO_DR1_LB_MASK					(1 << 26)
#define OMAP4_GPIO_DR10_LB_SHIFT				25
#define OMAP4_GPIO_DR10_LB_MASK					(1 << 25)
#define OMAP4_GPIO_DR2_LB_SHIFT					24
#define OMAP4_GPIO_DR2_LB_MASK					(1 << 24)
#define OMAP4_GPMC_DR0_LB_SHIFT					23
#define OMAP4_GPMC_DR0_LB_MASK					(1 << 23)
#define OMAP4_GPMC_DR1_LB_SHIFT					22
#define OMAP4_GPMC_DR1_LB_MASK					(1 << 22)
#define OMAP4_GPMC_DR4_LB_SHIFT					21
#define OMAP4_GPMC_DR4_LB_MASK					(1 << 21)
#define OMAP4_GPMC_DR5_LB_SHIFT					20
#define OMAP4_GPMC_DR5_LB_MASK					(1 << 20)
#define OMAP4_GPMC_DR7_LB_SHIFT					19
#define OMAP4_GPMC_DR7_LB_MASK					(1 << 19)
#define OMAP4_HSI2_DR0_LB_SHIFT					18
#define OMAP4_HSI2_DR0_LB_MASK					(1 << 18)
#define OMAP4_HSI2_DR1_LB_SHIFT					17
#define OMAP4_HSI2_DR1_LB_MASK					(1 << 17)
#define OMAP4_HSI2_DR2_LB_SHIFT					16
#define OMAP4_HSI2_DR2_LB_MASK					(1 << 16)
#define OMAP4_KPD_DR0_LB_SHIFT					15
#define OMAP4_KPD_DR0_LB_MASK					(1 << 15)
#define OMAP4_KPD_DR1_LB_SHIFT					14
#define OMAP4_KPD_DR1_LB_MASK					(1 << 14)
#define OMAP4_PDM_DR0_LB_SHIFT					13
#define OMAP4_PDM_DR0_LB_MASK					(1 << 13)
#define OMAP4_SDMMC2_DR0_LB_SHIFT				12
#define OMAP4_SDMMC2_DR0_LB_MASK				(1 << 12)
#define OMAP4_SDMMC3_DR0_LB_SHIFT				11
#define OMAP4_SDMMC3_DR0_LB_MASK				(1 << 11)
#define OMAP4_SDMMC4_DR0_LB_SHIFT				10
#define OMAP4_SDMMC4_DR0_LB_MASK				(1 << 10)
#define OMAP4_SDMMC4_DR1_LB_SHIFT				9
#define OMAP4_SDMMC4_DR1_LB_MASK				(1 << 9)
#define OMAP4_SPI3_DR0_LB_SHIFT					8
#define OMAP4_SPI3_DR0_LB_MASK					(1 << 8)
#define OMAP4_SPI3_DR1_LB_SHIFT					7
#define OMAP4_SPI3_DR1_LB_MASK					(1 << 7)
#define OMAP4_UART3_DR2_LB_SHIFT				6
#define OMAP4_UART3_DR2_LB_MASK					(1 << 6)
#define OMAP4_UART3_DR3_LB_SHIFT				5
#define OMAP4_UART3_DR3_LB_MASK					(1 << 5)
#define OMAP4_UART3_DR4_LB_SHIFT				4
#define OMAP4_UART3_DR4_LB_MASK					(1 << 4)
#define OMAP4_UART3_DR5_LB_SHIFT				3
#define OMAP4_UART3_DR5_LB_MASK					(1 << 3)
#define OMAP4_USBA0_DR1_LB_SHIFT				2
#define OMAP4_USBA0_DR1_LB_MASK					(1 << 2)
#define OMAP4_USBA_DR2_LB_SHIFT					1
#define OMAP4_USBA_DR2_LB_MASK					(1 << 1)

/* CONTROL_SMART2IO_PADCONF_1 */
#define OMAP4_USBB1_DR0_LB_SHIFT				31
#define OMAP4_USBB1_DR0_LB_MASK					(1 << 31)
#define OMAP4_USBB2_DR0_LB_SHIFT				30
#define OMAP4_USBB2_DR0_LB_MASK					(1 << 30)
#define OMAP4_USBA0_DR0_LB_SHIFT				29
#define OMAP4_USBA0_DR0_LB_MASK					(1 << 29)

/* CONTROL_SMART3IO_PADCONF_0 */
#define OMAP4_DMIC_DR0_MB_SHIFT					30
#define OMAP4_DMIC_DR0_MB_MASK					(0x3 << 30)
#define OMAP4_GPIO_DR3_MB_SHIFT					28
#define OMAP4_GPIO_DR3_MB_MASK					(0x3 << 28)
#define OMAP4_GPIO_DR4_MB_SHIFT					26
#define OMAP4_GPIO_DR4_MB_MASK					(0x3 << 26)
#define OMAP4_GPIO_DR5_MB_SHIFT					24
#define OMAP4_GPIO_DR5_MB_MASK					(0x3 << 24)
#define OMAP4_GPIO_DR6_MB_SHIFT					22
#define OMAP4_GPIO_DR6_MB_MASK					(0x3 << 22)
#define OMAP4_HSI_DR1_MB_SHIFT					20
#define OMAP4_HSI_DR1_MB_MASK					(0x3 << 20)
#define OMAP4_HSI_DR2_MB_SHIFT					18
#define OMAP4_HSI_DR2_MB_MASK					(0x3 << 18)
#define OMAP4_HSI_DR3_MB_SHIFT					16
#define OMAP4_HSI_DR3_MB_MASK					(0x3 << 16)
#define OMAP4_MCBSP2_DR0_MB_SHIFT				14
#define OMAP4_MCBSP2_DR0_MB_MASK				(0x3 << 14)
#define OMAP4_MCSPI4_DR0_MB_SHIFT				12
#define OMAP4_MCSPI4_DR0_MB_MASK				(0x3 << 12)
#define OMAP4_MCSPI4_DR1_MB_SHIFT				10
#define OMAP4_MCSPI4_DR1_MB_MASK				(0x3 << 10)
#define OMAP4_SDMMC3_DR0_MB_SHIFT				8
#define OMAP4_SDMMC3_DR0_MB_MASK				(0x3 << 8)
#define OMAP4_SPI2_DR0_MB_SHIFT					0
#define OMAP4_SPI2_DR0_MB_MASK					(0x3 << 0)

/* CONTROL_SMART3IO_PADCONF_1 */
#define OMAP4_SPI2_DR1_MB_SHIFT					30
#define OMAP4_SPI2_DR1_MB_MASK					(0x3 << 30)
#define OMAP4_SPI2_DR2_MB_SHIFT					28
#define OMAP4_SPI2_DR2_MB_MASK					(0x3 << 28)
#define OMAP4_UART2_DR0_MB_SHIFT				26
#define OMAP4_UART2_DR0_MB_MASK					(0x3 << 26)
#define OMAP4_UART2_DR1_MB_SHIFT				24
#define OMAP4_UART2_DR1_MB_MASK					(0x3 << 24)
#define OMAP4_UART4_DR0_MB_SHIFT				22
#define OMAP4_UART4_DR0_MB_MASK					(0x3 << 22)
#define OMAP4_HSI_DR0_MB_SHIFT					20
#define OMAP4_HSI_DR0_MB_MASK					(0x3 << 20)

/* CONTROL_SMART3IO_PADCONF_2 */
#define OMAP4_DMIC_DR0_LB_SHIFT					31
#define OMAP4_DMIC_DR0_LB_MASK					(1 << 31)
#define OMAP4_GPIO_DR3_LB_SHIFT					30
#define OMAP4_GPIO_DR3_LB_MASK					(1 << 30)
#define OMAP4_GPIO_DR4_LB_SHIFT					29
#define OMAP4_GPIO_DR4_LB_MASK					(1 << 29)
#define OMAP4_GPIO_DR5_LB_SHIFT					28
#define OMAP4_GPIO_DR5_LB_MASK					(1 << 28)
#define OMAP4_GPIO_DR6_LB_SHIFT					27
#define OMAP4_GPIO_DR6_LB_MASK					(1 << 27)
#define OMAP4_HSI_DR1_LB_SHIFT					26
#define OMAP4_HSI_DR1_LB_MASK					(1 << 26)
#define OMAP4_HSI_DR2_LB_SHIFT					25
#define OMAP4_HSI_DR2_LB_MASK					(1 << 25)
#define OMAP4_HSI_DR3_LB_SHIFT					24
#define OMAP4_HSI_DR3_LB_MASK					(1 << 24)
#define OMAP4_MCBSP2_DR0_LB_SHIFT				23
#define OMAP4_MCBSP2_DR0_LB_MASK				(1 << 23)
#define OMAP4_MCSPI4_DR0_LB_SHIFT				22
#define OMAP4_MCSPI4_DR0_LB_MASK				(1 << 22)
#define OMAP4_MCSPI4_DR1_LB_SHIFT				21
#define OMAP4_MCSPI4_DR1_LB_MASK				(1 << 21)
#define OMAP4_SLIMBUS2_DR0_LB_SHIFT				18
#define OMAP4_SLIMBUS2_DR0_LB_MASK				(1 << 18)
#define OMAP4_SPI2_DR0_LB_SHIFT					16
#define OMAP4_SPI2_DR0_LB_MASK					(1 << 16)
#define OMAP4_SPI2_DR1_LB_SHIFT					15
#define OMAP4_SPI2_DR1_LB_MASK					(1 << 15)
#define OMAP4_SPI2_DR2_LB_SHIFT					14
#define OMAP4_SPI2_DR2_LB_MASK					(1 << 14)
#define OMAP4_UART2_DR0_LB_SHIFT				13
#define OMAP4_UART2_DR0_LB_MASK					(1 << 13)
#define OMAP4_UART2_DR1_LB_SHIFT				12
#define OMAP4_UART2_DR1_LB_MASK					(1 << 12)
#define OMAP4_UART4_DR0_LB_SHIFT				11
#define OMAP4_UART4_DR0_LB_MASK					(1 << 11)
#define OMAP4_HSI_DR0_LB_SHIFT					10
#define OMAP4_HSI_DR0_LB_MASK					(1 << 10)

/* CONTROL_USBB_HSIC */
#define OMAP4_USBB2_DR1_SR_SHIFT				30
#define OMAP4_USBB2_DR1_SR_MASK					(0x3 << 30)
#define OMAP4_USBB2_DR1_I_SHIFT					27
#define OMAP4_USBB2_DR1_I_MASK					(0x7 << 27)
#define OMAP4_USBB1_DR1_SR_SHIFT				25
#define OMAP4_USBB1_DR1_SR_MASK					(0x3 << 25)
#define OMAP4_USBB1_DR1_I_SHIFT					22
#define OMAP4_USBB1_DR1_I_MASK					(0x7 << 22)
#define OMAP4_USBB1_HSIC_DATA_WD_SHIFT				20
#define OMAP4_USBB1_HSIC_DATA_WD_MASK				(0x3 << 20)
#define OMAP4_USBB1_HSIC_STROBE_WD_SHIFT			18
#define OMAP4_USBB1_HSIC_STROBE_WD_MASK				(0x3 << 18)
#define OMAP4_USBB2_HSIC_DATA_WD_SHIFT				16
#define OMAP4_USBB2_HSIC_DATA_WD_MASK				(0x3 << 16)
#define OMAP4_USBB2_HSIC_STROBE_WD_SHIFT			14
#define OMAP4_USBB2_HSIC_STROBE_WD_MASK				(0x3 << 14)
#define OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_ENABLE_SHIFT		13
#define OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_ENABLE_MASK		(1 << 13)
#define OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_SHIFT			11
#define OMAP4_USBB1_HSIC_DATA_OFFMODE_WD_MASK			(0x3 << 11)
#define OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_ENABLE_SHIFT		10
#define OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_ENABLE_MASK		(1 << 10)
#define OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_SHIFT		8
#define OMAP4_USBB1_HSIC_STROBE_OFFMODE_WD_MASK			(0x3 << 8)
#define OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_ENABLE_SHIFT		7
#define OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_ENABLE_MASK		(1 << 7)
#define OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_SHIFT			5
#define OMAP4_USBB2_HSIC_DATA_OFFMODE_WD_MASK			(0x3 << 5)
#define OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_ENABLE_SHIFT		4
#define OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_ENABLE_MASK		(1 << 4)
#define OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_SHIFT		2
#define OMAP4_USBB2_HSIC_STROBE_OFFMODE_WD_MASK			(0x3 << 2)

/* CONTROL_SLIMBUS */
#define OMAP4_SLIMBUS1_DR0_MB_SHIFT				30
#define OMAP4_SLIMBUS1_DR0_MB_MASK				(0x3 << 30)
#define OMAP4_SLIMBUS1_DR1_MB_SHIFT				28
#define OMAP4_SLIMBUS1_DR1_MB_MASK				(0x3 << 28)
#define OMAP4_SLIMBUS2_DR0_MB_SHIFT				26
#define OMAP4_SLIMBUS2_DR0_MB_MASK				(0x3 << 26)
#define OMAP4_SLIMBUS2_DR1_MB_SHIFT				24
#define OMAP4_SLIMBUS2_DR1_MB_MASK				(0x3 << 24)
#define OMAP4_SLIMBUS2_DR2_MB_SHIFT				22
#define OMAP4_SLIMBUS2_DR2_MB_MASK				(0x3 << 22)
#define OMAP4_SLIMBUS2_DR3_MB_SHIFT				20
#define OMAP4_SLIMBUS2_DR3_MB_MASK				(0x3 << 20)
#define OMAP4_SLIMBUS1_DR0_LB_SHIFT				19
#define OMAP4_SLIMBUS1_DR0_LB_MASK				(1 << 19)
#define OMAP4_SLIMBUS2_DR1_LB_SHIFT				18
#define OMAP4_SLIMBUS2_DR1_LB_MASK				(1 << 18)

/* CONTROL_PBIASLITE */
#define OMAP4_USIM_PBIASLITE_HIZ_MODE_SHIFT			31
#define OMAP4_USIM_PBIASLITE_HIZ_MODE_MASK			(1 << 31)
#define OMAP4_USIM_PBIASLITE_SUPPLY_HI_OUT_SHIFT		30
#define OMAP4_USIM_PBIASLITE_SUPPLY_HI_OUT_MASK			(1 << 30)
#define OMAP4_USIM_PBIASLITE_VMODE_ERROR_SHIFT			29
#define OMAP4_USIM_PBIASLITE_VMODE_ERROR_MASK			(1 << 29)
#define OMAP4_USIM_PBIASLITE_PWRDNZ_SHIFT			28
#define OMAP4_USIM_PBIASLITE_PWRDNZ_MASK			(1 << 28)
#define OMAP4_USIM_PBIASLITE_VMODE_SHIFT			27
#define OMAP4_USIM_PBIASLITE_VMODE_MASK				(1 << 27)
#define OMAP4_MMC1_PWRDNZ_SHIFT					26
#define OMAP4_MMC1_PWRDNZ_MASK					(1 << 26)
#define OMAP4_MMC1_PBIASLITE_HIZ_MODE_SHIFT			25
#define OMAP4_MMC1_PBIASLITE_HIZ_MODE_MASK			(1 << 25)
#define OMAP4_MMC1_PBIASLITE_SUPPLY_HI_OUT_SHIFT		24
#define OMAP4_MMC1_PBIASLITE_SUPPLY_HI_OUT_MASK			(1 << 24)
#define OMAP4_MMC1_PBIASLITE_VMODE_ERROR_SHIFT			23
#define OMAP4_MMC1_PBIASLITE_VMODE_ERROR_MASK			(1 << 23)
#define OMAP4_MMC1_PBIASLITE_PWRDNZ_SHIFT			22
#define OMAP4_MMC1_PBIASLITE_PWRDNZ_MASK			(1 << 22)
#define OMAP4_MMC1_PBIASLITE_VMODE_SHIFT			21
#define OMAP4_MMC1_PBIASLITE_VMODE_MASK				(1 << 21)
#define OMAP4_USBC1_ICUSB_PWRDNZ_SHIFT				20
#define OMAP4_USBC1_ICUSB_PWRDNZ_MASK				(1 << 20)

/* CONTROL_I2C_0 */
#define OMAP4_I2C4_SDA_GLFENB_SHIFT				31
#define OMAP4_I2C4_SDA_GLFENB_MASK				(1 << 31)
#define OMAP4_I2C4_SDA_LOAD_BITS_SHIFT				29
#define OMAP4_I2C4_SDA_LOAD_BITS_MASK				(0x3 << 29)
#define OMAP4_I2C4_SDA_PULLUPRESX_SHIFT				28
#define OMAP4_I2C4_SDA_PULLUPRESX_MASK				(1 << 28)
#define OMAP4_I2C3_SDA_GLFENB_SHIFT				27
#define OMAP4_I2C3_SDA_GLFENB_MASK				(1 << 27)
#define OMAP4_I2C3_SDA_LOAD_BITS_SHIFT				25
#define OMAP4_I2C3_SDA_LOAD_BITS_MASK				(0x3 << 25)
#define OMAP4_I2C3_SDA_PULLUPRESX_SHIFT				24
#define OMAP4_I2C3_SDA_PULLUPRESX_MASK				(1 << 24)
#define OMAP4_I2C2_SDA_GLFENB_SHIFT				23
#define OMAP4_I2C2_SDA_GLFENB_MASK				(1 << 23)
#define OMAP4_I2C2_SDA_LOAD_BITS_SHIFT				21
#define OMAP4_I2C2_SDA_LOAD_BITS_MASK				(0x3 << 21)
#define OMAP4_I2C2_SDA_PULLUPRESX_SHIFT				20
#define OMAP4_I2C2_SDA_PULLUPRESX_MASK				(1 << 20)
#define OMAP4_I2C1_SDA_GLFENB_SHIFT				19
#define OMAP4_I2C1_SDA_GLFENB_MASK				(1 << 19)
#define OMAP4_I2C1_SDA_LOAD_BITS_SHIFT				17
#define OMAP4_I2C1_SDA_LOAD_BITS_MASK				(0x3 << 17)
#define OMAP4_I2C1_SDA_PULLUPRESX_SHIFT				16
#define OMAP4_I2C1_SDA_PULLUPRESX_MASK				(1 << 16)
#define OMAP4_I2C4_SCL_GLFENB_SHIFT				15
#define OMAP4_I2C4_SCL_GLFENB_MASK				(1 << 15)
#define OMAP4_I2C4_SCL_LOAD_BITS_SHIFT				13
#define OMAP4_I2C4_SCL_LOAD_BITS_MASK				(0x3 << 13)
#define OMAP4_I2C4_SCL_PULLUPRESX_SHIFT				12
#define OMAP4_I2C4_SCL_PULLUPRESX_MASK				(1 << 12)
#define OMAP4_I2C3_SCL_GLFENB_SHIFT				11
#define OMAP4_I2C3_SCL_GLFENB_MASK				(1 << 11)
#define OMAP4_I2C3_SCL_LOAD_BITS_SHIFT				9
#define OMAP4_I2C3_SCL_LOAD_BITS_MASK				(0x3 << 9)
#define OMAP4_I2C3_SCL_PULLUPRESX_SHIFT				8
#define OMAP4_I2C3_SCL_PULLUPRESX_MASK				(1 << 8)
#define OMAP4_I2C2_SCL_GLFENB_SHIFT				7
#define OMAP4_I2C2_SCL_GLFENB_MASK				(1 << 7)
#define OMAP4_I2C2_SCL_LOAD_BITS_SHIFT				5
#define OMAP4_I2C2_SCL_LOAD_BITS_MASK				(0x3 << 5)
#define OMAP4_I2C2_SCL_PULLUPRESX_SHIFT				4
#define OMAP4_I2C2_SCL_PULLUPRESX_MASK				(1 << 4)
#define OMAP4_I2C1_SCL_GLFENB_SHIFT				3
#define OMAP4_I2C1_SCL_GLFENB_MASK				(1 << 3)
#define OMAP4_I2C1_SCL_LOAD_BITS_SHIFT				1
#define OMAP4_I2C1_SCL_LOAD_BITS_MASK				(0x3 << 1)
#define OMAP4_I2C1_SCL_PULLUPRESX_SHIFT				0
#define OMAP4_I2C1_SCL_PULLUPRESX_MASK				(1 << 0)

/* CONTROL_CAMERA_RX */
#define OMAP4_CAMERARX_UNIPRO_CTRLCLKEN_SHIFT			31
#define OMAP4_CAMERARX_UNIPRO_CTRLCLKEN_MASK			(1 << 31)
#define OMAP4_CAMERARX_CSI22_LANEENABLE_SHIFT			29
#define OMAP4_CAMERARX_CSI22_LANEENABLE_MASK			(0x3 << 29)
#define OMAP4_CAMERARX_CSI21_LANEENABLE_SHIFT			24
#define OMAP4_CAMERARX_CSI21_LANEENABLE_MASK			(0x1f << 24)
#define OMAP4_CAMERARX_UNIPRO_CAMMODE_SHIFT			22
#define OMAP4_CAMERARX_UNIPRO_CAMMODE_MASK			(0x3 << 22)
#define OMAP4_CAMERARX_CSI22_CTRLCLKEN_SHIFT			21
#define OMAP4_CAMERARX_CSI22_CTRLCLKEN_MASK			(1 << 21)
#define OMAP4_CAMERARX_CSI22_CAMMODE_SHIFT			19
#define OMAP4_CAMERARX_CSI22_CAMMODE_MASK			(0x3 << 19)
#define OMAP4_CAMERARX_CSI21_CTRLCLKEN_SHIFT			18
#define OMAP4_CAMERARX_CSI21_CTRLCLKEN_MASK			(1 << 18)
#define OMAP4_CAMERARX_CSI21_CAMMODE_SHIFT			16
#define OMAP4_CAMERARX_CSI21_CAMMODE_MASK			(0x3 << 16)

/* CONTROL_AVDAC */
#define OMAP4_AVDAC_ACEN_SHIFT					31
#define OMAP4_AVDAC_ACEN_MASK					(1 << 31)
#define OMAP4_AVDAC_TVOUTBYPASS_SHIFT				30
#define OMAP4_AVDAC_TVOUTBYPASS_MASK				(1 << 30)
#define OMAP4_AVDAC_INPUTINV_SHIFT				29
#define OMAP4_AVDAC_INPUTINV_MASK				(1 << 29)
#define OMAP4_AVDAC_CTL_SHIFT					13
#define OMAP4_AVDAC_CTL_MASK					(0xffff << 13)
#define OMAP4_AVDAC_CTL_WR_ACK_SHIFT				12
#define OMAP4_AVDAC_CTL_WR_ACK_MASK				(1 << 12)

/* CONTROL_HDMI_TX_PHY */
#define OMAP4_HDMITXPHY_PADORDER_SHIFT				31
#define OMAP4_HDMITXPHY_PADORDER_MASK				(1 << 31)
#define OMAP4_HDMITXPHY_TXVALID_SHIFT				30
#define OMAP4_HDMITXPHY_TXVALID_MASK				(1 << 30)
#define OMAP4_HDMITXPHY_ENBYPASSCLK_SHIFT			29
#define OMAP4_HDMITXPHY_ENBYPASSCLK_MASK			(1 << 29)
#define OMAP4_HDMITXPHY_PD_PULLUPDET_SHIFT			28
#define OMAP4_HDMITXPHY_PD_PULLUPDET_MASK			(1 << 28)

/* CONTROL_MMC2 */
#define OMAP4_MMC2_FEEDBACK_CLK_SEL_SHIFT			31
#define OMAP4_MMC2_FEEDBACK_CLK_SEL_MASK			(1 << 31)

/* CONTROL_DSIPHY */
#define OMAP4_DSI2_LANEENABLE_SHIFT				29
#define OMAP4_DSI2_LANEENABLE_MASK				(0x7 << 29)
#define OMAP4_DSI1_LANEENABLE_SHIFT				24
#define OMAP4_DSI1_LANEENABLE_MASK				(0x1f << 24)
#define OMAP4_DSI2_PIPD_SHIFT					19
#define OMAP4_DSI2_PIPD_MASK					(0x1f << 19)
#define OMAP4_DSI1_PIPD_SHIFT					14
#define OMAP4_DSI1_PIPD_MASK					(0x1f << 14)

/* CONTROL_MCBSPLP */
#define OMAP4_ALBCTRLRX_FSX_SHIFT				31
#define OMAP4_ALBCTRLRX_FSX_MASK				(1 << 31)
#define OMAP4_ALBCTRLRX_CLKX_SHIFT				30
#define OMAP4_ALBCTRLRX_CLKX_MASK				(1 << 30)
#define OMAP4_ABE_MCBSP1_DR_EN_SHIFT				29
#define OMAP4_ABE_MCBSP1_DR_EN_MASK				(1 << 29)

/* CONTROL_USB2PHYCORE */
#define OMAP4_USB2PHY_AUTORESUME_EN_SHIFT			31
#define OMAP4_USB2PHY_AUTORESUME_EN_MASK			(1 << 31)
#define OMAP4_USB2PHY_DISCHGDET_SHIFT				30
#define OMAP4_USB2PHY_DISCHGDET_MASK				(1 << 30)
#define OMAP4_USB2PHY_GPIOMODE_SHIFT				29
#define OMAP4_USB2PHY_GPIOMODE_MASK				(1 << 29)
#define OMAP4_USB2PHY_CHG_DET_EXT_CTL_SHIFT			28
#define OMAP4_USB2PHY_CHG_DET_EXT_CTL_MASK			(1 << 28)
#define OMAP4_USB2PHY_RDM_PD_CHGDET_EN_SHIFT			27
#define OMAP4_USB2PHY_RDM_PD_CHGDET_EN_MASK			(1 << 27)
#define OMAP4_USB2PHY_RDP_PU_CHGDET_EN_SHIFT			26
#define OMAP4_USB2PHY_RDP_PU_CHGDET_EN_MASK			(1 << 26)
#define OMAP4_USB2PHY_CHG_VSRC_EN_SHIFT				25
#define OMAP4_USB2PHY_CHG_VSRC_EN_MASK				(1 << 25)
#define OMAP4_USB2PHY_CHG_ISINK_EN_SHIFT			24
#define OMAP4_USB2PHY_CHG_ISINK_EN_MASK				(1 << 24)
#define OMAP4_USB2PHY_CHG_DET_STATUS_SHIFT			21
#define OMAP4_USB2PHY_CHG_DET_STATUS_MASK			(0x7 << 21)
#define OMAP4_USB2PHY_CHG_DET_DM_COMP_SHIFT			20
#define OMAP4_USB2PHY_CHG_DET_DM_COMP_MASK			(1 << 20)
#define OMAP4_USB2PHY_CHG_DET_DP_COMP_SHIFT			19
#define OMAP4_USB2PHY_CHG_DET_DP_COMP_MASK			(1 << 19)
#define OMAP4_USB2PHY_DATADET_SHIFT				18
#define OMAP4_USB2PHY_DATADET_MASK				(1 << 18)
#define OMAP4_USB2PHY_SINKONDP_SHIFT				17
#define OMAP4_USB2PHY_SINKONDP_MASK				(1 << 17)
#define OMAP4_USB2PHY_SRCONDM_SHIFT				16
#define OMAP4_USB2PHY_SRCONDM_MASK				(1 << 16)
#define OMAP4_USB2PHY_RESTARTCHGDET_SHIFT			15
#define OMAP4_USB2PHY_RESTARTCHGDET_MASK			(1 << 15)
#define OMAP4_USB2PHY_CHGDETDONE_SHIFT				14
#define OMAP4_USB2PHY_CHGDETDONE_MASK				(1 << 14)
#define OMAP4_USB2PHY_CHGDETECTED_SHIFT				13
#define OMAP4_USB2PHY_CHGDETECTED_MASK				(1 << 13)
#define OMAP4_USB2PHY_MCPCPUEN_SHIFT				12
#define OMAP4_USB2PHY_MCPCPUEN_MASK				(1 << 12)
#define OMAP4_USB2PHY_MCPCMODEEN_SHIFT				11
#define OMAP4_USB2PHY_MCPCMODEEN_MASK				(1 << 11)
#define OMAP4_USB2PHY_RESETDONEMCLK_SHIFT			10
#define OMAP4_USB2PHY_RESETDONEMCLK_MASK			(1 << 10)
#define OMAP4_USB2PHY_UTMIRESETDONE_SHIFT			9
#define OMAP4_USB2PHY_UTMIRESETDONE_MASK			(1 << 9)
#define OMAP4_USB2PHY_TXBITSTUFFENABLE_SHIFT			8
#define OMAP4_USB2PHY_TXBITSTUFFENABLE_MASK			(1 << 8)
#define OMAP4_USB2PHY_DATAPOLARITYN_SHIFT			7
#define OMAP4_USB2PHY_DATAPOLARITYN_MASK			(1 << 7)
#define OMAP4_USBDPLL_FREQLOCK_SHIFT				6
#define OMAP4_USBDPLL_FREQLOCK_MASK				(1 << 6)
#define OMAP4_USB2PHY_RESETDONETCLK_SHIFT			5
#define OMAP4_USB2PHY_RESETDONETCLK_MASK			(1 << 5)

/* CONTROL_I2C_1 */
#define OMAP4_HDMI_DDC_SDA_GLFENB_SHIFT				31
#define OMAP4_HDMI_DDC_SDA_GLFENB_MASK				(1 << 31)
#define OMAP4_HDMI_DDC_SDA_LOAD_BITS_SHIFT			29
#define OMAP4_HDMI_DDC_SDA_LOAD_BITS_MASK			(0x3 << 29)
#define OMAP4_HDMI_DDC_SDA_PULLUPRESX_SHIFT			28
#define OMAP4_HDMI_DDC_SDA_PULLUPRESX_MASK			(1 << 28)
#define OMAP4_HDMI_DDC_SCL_GLFENB_SHIFT				27
#define OMAP4_HDMI_DDC_SCL_GLFENB_MASK				(1 << 27)
#define OMAP4_HDMI_DDC_SCL_LOAD_BITS_SHIFT			25
#define OMAP4_HDMI_DDC_SCL_LOAD_BITS_MASK			(0x3 << 25)
#define OMAP4_HDMI_DDC_SCL_PULLUPRESX_SHIFT			24
#define OMAP4_HDMI_DDC_SCL_PULLUPRESX_MASK			(1 << 24)
#define OMAP4_HDMI_DDC_SDA_HSMODE_SHIFT				23
#define OMAP4_HDMI_DDC_SDA_HSMODE_MASK				(1 << 23)
#define OMAP4_HDMI_DDC_SDA_NMODE_SHIFT				22
#define OMAP4_HDMI_DDC_SDA_NMODE_MASK				(1 << 22)
#define OMAP4_HDMI_DDC_SCL_HSMODE_SHIFT				21
#define OMAP4_HDMI_DDC_SCL_HSMODE_MASK				(1 << 21)
#define OMAP4_HDMI_DDC_SCL_NMODE_SHIFT				20
#define OMAP4_HDMI_DDC_SCL_NMODE_MASK				(1 << 20)

/* CONTROL_MMC1 */
#define OMAP4_SDMMC1_PUSTRENGTH_GRP0_SHIFT			31
#define OMAP4_SDMMC1_PUSTRENGTH_GRP0_MASK			(1 << 31)
#define OMAP4_SDMMC1_PUSTRENGTH_GRP1_SHIFT			30
#define OMAP4_SDMMC1_PUSTRENGTH_GRP1_MASK			(1 << 30)
#define OMAP4_SDMMC1_PUSTRENGTH_GRP2_SHIFT			29
#define OMAP4_SDMMC1_PUSTRENGTH_GRP2_MASK			(1 << 29)
#define OMAP4_SDMMC1_PUSTRENGTH_GRP3_SHIFT			28
#define OMAP4_SDMMC1_PUSTRENGTH_GRP3_MASK			(1 << 28)
#define OMAP4_SDMMC1_DR0_SPEEDCTRL_SHIFT			27
#define OMAP4_SDMMC1_DR0_SPEEDCTRL_MASK				(1 << 27)
#define OMAP4_SDMMC1_DR1_SPEEDCTRL_SHIFT			26
#define OMAP4_SDMMC1_DR1_SPEEDCTRL_MASK				(1 << 26)
#define OMAP4_SDMMC1_DR2_SPEEDCTRL_SHIFT			25
#define OMAP4_SDMMC1_DR2_SPEEDCTRL_MASK				(1 << 25)
#define OMAP4_USBC1_DR0_SPEEDCTRL_SHIFT				24
#define OMAP4_USBC1_DR0_SPEEDCTRL_MASK				(1 << 24)
#define OMAP4_USB_FD_CDEN_SHIFT					23
#define OMAP4_USB_FD_CDEN_MASK					(1 << 23)
#define OMAP4_USBC1_ICUSB_DP_PDDIS_SHIFT			22
#define OMAP4_USBC1_ICUSB_DP_PDDIS_MASK				(1 << 22)
#define OMAP4_USBC1_ICUSB_DM_PDDIS_SHIFT			21
#define OMAP4_USBC1_ICUSB_DM_PDDIS_MASK				(1 << 21)

/* CONTROL_HSI */
#define OMAP4_HSI1_CALLOOP_SEL_SHIFT				31
#define OMAP4_HSI1_CALLOOP_SEL_MASK				(1 << 31)
#define OMAP4_HSI1_CALMUX_SEL_SHIFT				30
#define OMAP4_HSI1_CALMUX_SEL_MASK				(1 << 30)
#define OMAP4_HSI2_CALLOOP_SEL_SHIFT				29
#define OMAP4_HSI2_CALLOOP_SEL_MASK				(1 << 29)
#define OMAP4_HSI2_CALMUX_SEL_SHIFT				28
#define OMAP4_HSI2_CALMUX_SEL_MASK				(1 << 28)

/* CONTROL_USB */
#define OMAP4_CARKIT_USBA0_ULPIPHY_DAT0_AUTO_EN_SHIFT		31
#define OMAP4_CARKIT_USBA0_ULPIPHY_DAT0_AUTO_EN_MASK		(1 << 31)
#define OMAP4_CARKIT_USBA0_ULPIPHY_DAT1_AUTO_EN_SHIFT		30
#define OMAP4_CARKIT_USBA0_ULPIPHY_DAT1_AUTO_EN_MASK		(1 << 30)

/* CONTROL_HDQ */
#define OMAP4_HDQ_SIO_PWRDNZ_SHIFT				31
#define OMAP4_HDQ_SIO_PWRDNZ_MASK				(1 << 31)

/* CONTROL_LPDDR2IO1_0 */
#define OMAP4_LPDDR2IO1_GR4_SR_SHIFT				30
#define OMAP4_LPDDR2IO1_GR4_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO1_GR4_I_SHIFT				27
#define OMAP4_LPDDR2IO1_GR4_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO1_GR4_WD_SHIFT				25
#define OMAP4_LPDDR2IO1_GR4_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO1_GR3_SR_SHIFT				22
#define OMAP4_LPDDR2IO1_GR3_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO1_GR3_I_SHIFT				19
#define OMAP4_LPDDR2IO1_GR3_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO1_GR3_WD_SHIFT				17
#define OMAP4_LPDDR2IO1_GR3_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO1_GR2_SR_SHIFT				14
#define OMAP4_LPDDR2IO1_GR2_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO1_GR2_I_SHIFT				11
#define OMAP4_LPDDR2IO1_GR2_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO1_GR2_WD_SHIFT				9
#define OMAP4_LPDDR2IO1_GR2_WD_MASK				(0x3 << 9)
#define OMAP4_LPDDR2IO1_GR1_SR_SHIFT				6
#define OMAP4_LPDDR2IO1_GR1_SR_MASK				(0x3 << 6)
#define OMAP4_LPDDR2IO1_GR1_I_SHIFT				3
#define OMAP4_LPDDR2IO1_GR1_I_MASK				(0x7 << 3)
#define OMAP4_LPDDR2IO1_GR1_WD_SHIFT				1
#define OMAP4_LPDDR2IO1_GR1_WD_MASK				(0x3 << 1)

/* CONTROL_LPDDR2IO1_1 */
#define OMAP4_LPDDR2IO1_GR8_SR_SHIFT				30
#define OMAP4_LPDDR2IO1_GR8_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO1_GR8_I_SHIFT				27
#define OMAP4_LPDDR2IO1_GR8_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO1_GR8_WD_SHIFT				25
#define OMAP4_LPDDR2IO1_GR8_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO1_GR7_SR_SHIFT				22
#define OMAP4_LPDDR2IO1_GR7_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO1_GR7_I_SHIFT				19
#define OMAP4_LPDDR2IO1_GR7_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO1_GR7_WD_SHIFT				17
#define OMAP4_LPDDR2IO1_GR7_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO1_GR6_SR_SHIFT				14
#define OMAP4_LPDDR2IO1_GR6_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO1_GR6_I_SHIFT				11
#define OMAP4_LPDDR2IO1_GR6_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO1_GR6_WD_SHIFT				9
#define OMAP4_LPDDR2IO1_GR6_WD_MASK				(0x3 << 9)
#define OMAP4_LPDDR2IO1_GR5_SR_SHIFT				6
#define OMAP4_LPDDR2IO1_GR5_SR_MASK				(0x3 << 6)
#define OMAP4_LPDDR2IO1_GR5_I_SHIFT				3
#define OMAP4_LPDDR2IO1_GR5_I_MASK				(0x7 << 3)
#define OMAP4_LPDDR2IO1_GR5_WD_SHIFT				1
#define OMAP4_LPDDR2IO1_GR5_WD_MASK				(0x3 << 1)

/* CONTROL_LPDDR2IO1_2 */
#define OMAP4_LPDDR2IO1_GR11_SR_SHIFT				30
#define OMAP4_LPDDR2IO1_GR11_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO1_GR11_I_SHIFT				27
#define OMAP4_LPDDR2IO1_GR11_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO1_GR11_WD_SHIFT				25
#define OMAP4_LPDDR2IO1_GR11_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO1_GR10_SR_SHIFT				22
#define OMAP4_LPDDR2IO1_GR10_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO1_GR10_I_SHIFT				19
#define OMAP4_LPDDR2IO1_GR10_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO1_GR10_WD_SHIFT				17
#define OMAP4_LPDDR2IO1_GR10_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO1_GR9_SR_SHIFT				14
#define OMAP4_LPDDR2IO1_GR9_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO1_GR9_I_SHIFT				11
#define OMAP4_LPDDR2IO1_GR9_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO1_GR9_WD_SHIFT				9
#define OMAP4_LPDDR2IO1_GR9_WD_MASK				(0x3 << 9)

/* CONTROL_LPDDR2IO1_3 */
#define OMAP4_LPDDR21_VREF_CA_CCAP0_SHIFT			31
#define OMAP4_LPDDR21_VREF_CA_CCAP0_MASK			(1 << 31)
#define OMAP4_LPDDR21_VREF_CA_CCAP1_SHIFT			30
#define OMAP4_LPDDR21_VREF_CA_CCAP1_MASK			(1 << 30)
#define OMAP4_LPDDR21_VREF_CA_INT_CCAP0_SHIFT			29
#define OMAP4_LPDDR21_VREF_CA_INT_CCAP0_MASK			(1 << 29)
#define OMAP4_LPDDR21_VREF_CA_INT_CCAP1_SHIFT			28
#define OMAP4_LPDDR21_VREF_CA_INT_CCAP1_MASK			(1 << 28)
#define OMAP4_LPDDR21_VREF_CA_INT_TAP0_SHIFT			27
#define OMAP4_LPDDR21_VREF_CA_INT_TAP0_MASK			(1 << 27)
#define OMAP4_LPDDR21_VREF_CA_INT_TAP1_SHIFT			26
#define OMAP4_LPDDR21_VREF_CA_INT_TAP1_MASK			(1 << 26)
#define OMAP4_LPDDR21_VREF_CA_TAP0_SHIFT			25
#define OMAP4_LPDDR21_VREF_CA_TAP0_MASK				(1 << 25)
#define OMAP4_LPDDR21_VREF_CA_TAP1_SHIFT			24
#define OMAP4_LPDDR21_VREF_CA_TAP1_MASK				(1 << 24)
#define OMAP4_LPDDR21_VREF_DQ0_INT_CCAP0_SHIFT			23
#define OMAP4_LPDDR21_VREF_DQ0_INT_CCAP0_MASK			(1 << 23)
#define OMAP4_LPDDR21_VREF_DQ0_INT_CCAP1_SHIFT			22
#define OMAP4_LPDDR21_VREF_DQ0_INT_CCAP1_MASK			(1 << 22)
#define OMAP4_LPDDR21_VREF_DQ0_INT_TAP0_SHIFT			21
#define OMAP4_LPDDR21_VREF_DQ0_INT_TAP0_MASK			(1 << 21)
#define OMAP4_LPDDR21_VREF_DQ0_INT_TAP1_SHIFT			20
#define OMAP4_LPDDR21_VREF_DQ0_INT_TAP1_MASK			(1 << 20)
#define OMAP4_LPDDR21_VREF_DQ1_INT_CCAP0_SHIFT			19
#define OMAP4_LPDDR21_VREF_DQ1_INT_CCAP0_MASK			(1 << 19)
#define OMAP4_LPDDR21_VREF_DQ1_INT_CCAP1_SHIFT			18
#define OMAP4_LPDDR21_VREF_DQ1_INT_CCAP1_MASK			(1 << 18)
#define OMAP4_LPDDR21_VREF_DQ1_INT_TAP0_SHIFT			17
#define OMAP4_LPDDR21_VREF_DQ1_INT_TAP0_MASK			(1 << 17)
#define OMAP4_LPDDR21_VREF_DQ1_INT_TAP1_SHIFT			16
#define OMAP4_LPDDR21_VREF_DQ1_INT_TAP1_MASK			(1 << 16)
#define OMAP4_LPDDR21_VREF_DQ_CCAP0_SHIFT			15
#define OMAP4_LPDDR21_VREF_DQ_CCAP0_MASK			(1 << 15)
#define OMAP4_LPDDR21_VREF_DQ_CCAP1_SHIFT			14
#define OMAP4_LPDDR21_VREF_DQ_CCAP1_MASK			(1 << 14)
#define OMAP4_LPDDR21_VREF_DQ_TAP0_SHIFT			13
#define OMAP4_LPDDR21_VREF_DQ_TAP0_MASK				(1 << 13)
#define OMAP4_LPDDR21_VREF_DQ_TAP1_SHIFT			12
#define OMAP4_LPDDR21_VREF_DQ_TAP1_MASK				(1 << 12)

/* CONTROL_LPDDR2IO2_0 */
#define OMAP4_LPDDR2IO2_GR4_SR_SHIFT				30
#define OMAP4_LPDDR2IO2_GR4_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO2_GR4_I_SHIFT				27
#define OMAP4_LPDDR2IO2_GR4_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO2_GR4_WD_SHIFT				25
#define OMAP4_LPDDR2IO2_GR4_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO2_GR3_SR_SHIFT				22
#define OMAP4_LPDDR2IO2_GR3_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO2_GR3_I_SHIFT				19
#define OMAP4_LPDDR2IO2_GR3_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO2_GR3_WD_SHIFT				17
#define OMAP4_LPDDR2IO2_GR3_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO2_GR2_SR_SHIFT				14
#define OMAP4_LPDDR2IO2_GR2_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO2_GR2_I_SHIFT				11
#define OMAP4_LPDDR2IO2_GR2_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO2_GR2_WD_SHIFT				9
#define OMAP4_LPDDR2IO2_GR2_WD_MASK				(0x3 << 9)
#define OMAP4_LPDDR2IO2_GR1_SR_SHIFT				6
#define OMAP4_LPDDR2IO2_GR1_SR_MASK				(0x3 << 6)
#define OMAP4_LPDDR2IO2_GR1_I_SHIFT				3
#define OMAP4_LPDDR2IO2_GR1_I_MASK				(0x7 << 3)
#define OMAP4_LPDDR2IO2_GR1_WD_SHIFT				1
#define OMAP4_LPDDR2IO2_GR1_WD_MASK				(0x3 << 1)

/* CONTROL_LPDDR2IO2_1 */
#define OMAP4_LPDDR2IO2_GR8_SR_SHIFT				30
#define OMAP4_LPDDR2IO2_GR8_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO2_GR8_I_SHIFT				27
#define OMAP4_LPDDR2IO2_GR8_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO2_GR8_WD_SHIFT				25
#define OMAP4_LPDDR2IO2_GR8_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO2_GR7_SR_SHIFT				22
#define OMAP4_LPDDR2IO2_GR7_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO2_GR7_I_SHIFT				19
#define OMAP4_LPDDR2IO2_GR7_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO2_GR7_WD_SHIFT				17
#define OMAP4_LPDDR2IO2_GR7_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO2_GR6_SR_SHIFT				14
#define OMAP4_LPDDR2IO2_GR6_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO2_GR6_I_SHIFT				11
#define OMAP4_LPDDR2IO2_GR6_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO2_GR6_WD_SHIFT				9
#define OMAP4_LPDDR2IO2_GR6_WD_MASK				(0x3 << 9)
#define OMAP4_LPDDR2IO2_GR5_SR_SHIFT				6
#define OMAP4_LPDDR2IO2_GR5_SR_MASK				(0x3 << 6)
#define OMAP4_LPDDR2IO2_GR5_I_SHIFT				3
#define OMAP4_LPDDR2IO2_GR5_I_MASK				(0x7 << 3)
#define OMAP4_LPDDR2IO2_GR5_WD_SHIFT				1
#define OMAP4_LPDDR2IO2_GR5_WD_MASK				(0x3 << 1)

/* CONTROL_LPDDR2IO2_2 */
#define OMAP4_LPDDR2IO2_GR11_SR_SHIFT				30
#define OMAP4_LPDDR2IO2_GR11_SR_MASK				(0x3 << 30)
#define OMAP4_LPDDR2IO2_GR11_I_SHIFT				27
#define OMAP4_LPDDR2IO2_GR11_I_MASK				(0x7 << 27)
#define OMAP4_LPDDR2IO2_GR11_WD_SHIFT				25
#define OMAP4_LPDDR2IO2_GR11_WD_MASK				(0x3 << 25)
#define OMAP4_LPDDR2IO2_GR10_SR_SHIFT				22
#define OMAP4_LPDDR2IO2_GR10_SR_MASK				(0x3 << 22)
#define OMAP4_LPDDR2IO2_GR10_I_SHIFT				19
#define OMAP4_LPDDR2IO2_GR10_I_MASK				(0x7 << 19)
#define OMAP4_LPDDR2IO2_GR10_WD_SHIFT				17
#define OMAP4_LPDDR2IO2_GR10_WD_MASK				(0x3 << 17)
#define OMAP4_LPDDR2IO2_GR9_SR_SHIFT				14
#define OMAP4_LPDDR2IO2_GR9_SR_MASK				(0x3 << 14)
#define OMAP4_LPDDR2IO2_GR9_I_SHIFT				11
#define OMAP4_LPDDR2IO2_GR9_I_MASK				(0x7 << 11)
#define OMAP4_LPDDR2IO2_GR9_WD_SHIFT				9
#define OMAP4_LPDDR2IO2_GR9_WD_MASK				(0x3 << 9)

/* CONTROL_LPDDR2IO2_3 */
#define OMAP4_LPDDR22_VREF_CA_CCAP0_SHIFT			31
#define OMAP4_LPDDR22_VREF_CA_CCAP0_MASK			(1 << 31)
#define OMAP4_LPDDR22_VREF_CA_CCAP1_SHIFT			30
#define OMAP4_LPDDR22_VREF_CA_CCAP1_MASK			(1 << 30)
#define OMAP4_LPDDR22_VREF_CA_INT_CCAP0_SHIFT			29
#define OMAP4_LPDDR22_VREF_CA_INT_CCAP0_MASK			(1 << 29)
#define OMAP4_LPDDR22_VREF_CA_INT_CCAP1_SHIFT			28
#define OMAP4_LPDDR22_VREF_CA_INT_CCAP1_MASK			(1 << 28)
#define OMAP4_LPDDR22_VREF_CA_INT_TAP0_SHIFT			27
#define OMAP4_LPDDR22_VREF_CA_INT_TAP0_MASK			(1 << 27)
#define OMAP4_LPDDR22_VREF_CA_INT_TAP1_SHIFT			26
#define OMAP4_LPDDR22_VREF_CA_INT_TAP1_MASK			(1 << 26)
#define OMAP4_LPDDR22_VREF_CA_TAP0_SHIFT			25
#define OMAP4_LPDDR22_VREF_CA_TAP0_MASK				(1 << 25)
#define OMAP4_LPDDR22_VREF_CA_TAP1_SHIFT			24
#define OMAP4_LPDDR22_VREF_CA_TAP1_MASK				(1 << 24)
#define OMAP4_LPDDR22_VREF_DQ0_INT_CCAP0_SHIFT			23
#define OMAP4_LPDDR22_VREF_DQ0_INT_CCAP0_MASK			(1 << 23)
#define OMAP4_LPDDR22_VREF_DQ0_INT_CCAP1_SHIFT			22
#define OMAP4_LPDDR22_VREF_DQ0_INT_CCAP1_MASK			(1 << 22)
#define OMAP4_LPDDR22_VREF_DQ0_INT_TAP0_SHIFT			21
#define OMAP4_LPDDR22_VREF_DQ0_INT_TAP0_MASK			(1 << 21)
#define OMAP4_LPDDR22_VREF_DQ0_INT_TAP1_SHIFT			20
#define OMAP4_LPDDR22_VREF_DQ0_INT_TAP1_MASK			(1 << 20)
#define OMAP4_LPDDR22_VREF_DQ1_INT_CCAP0_SHIFT			19
#define OMAP4_LPDDR22_VREF_DQ1_INT_CCAP0_MASK			(1 << 19)
#define OMAP4_LPDDR22_VREF_DQ1_INT_CCAP1_SHIFT			18
#define OMAP4_LPDDR22_VREF_DQ1_INT_CCAP1_MASK			(1 << 18)
#define OMAP4_LPDDR22_VREF_DQ1_INT_TAP0_SHIFT			17
#define OMAP4_LPDDR22_VREF_DQ1_INT_TAP0_MASK			(1 << 17)
#define OMAP4_LPDDR22_VREF_DQ1_INT_TAP1_SHIFT			16
#define OMAP4_LPDDR22_VREF_DQ1_INT_TAP1_MASK			(1 << 16)
#define OMAP4_LPDDR22_VREF_DQ_CCAP0_SHIFT			15
#define OMAP4_LPDDR22_VREF_DQ_CCAP0_MASK			(1 << 15)
#define OMAP4_LPDDR22_VREF_DQ_CCAP1_SHIFT			14
#define OMAP4_LPDDR22_VREF_DQ_CCAP1_MASK			(1 << 14)
#define OMAP4_LPDDR22_VREF_DQ_TAP0_SHIFT			13
#define OMAP4_LPDDR22_VREF_DQ_TAP0_MASK				(1 << 13)
#define OMAP4_LPDDR22_VREF_DQ_TAP1_SHIFT			12
#define OMAP4_LPDDR22_VREF_DQ_TAP1_MASK				(1 << 12)

/* CONTROL_BUS_HOLD */
#define OMAP4_ABE_DMIC_DIN3_EN_SHIFT				31
#define OMAP4_ABE_DMIC_DIN3_EN_MASK				(1 << 31)
#define OMAP4_MCSPI1_CS3_EN_SHIFT				30
#define OMAP4_MCSPI1_CS3_EN_MASK				(1 << 30)

/* CONTROL_C2C */
#define OMAP4_MIRROR_MODE_EN_SHIFT				31
#define OMAP4_MIRROR_MODE_EN_MASK				(1 << 31)
#define OMAP4_C2C_SPARE_SHIFT					24
#define OMAP4_C2C_SPARE_MASK					(0x7f << 24)

/* CORE_CONTROL_SPARE_RW */
#define OMAP4_CORE_CONTROL_SPARE_RW_SHIFT			0
#define OMAP4_CORE_CONTROL_SPARE_RW_MASK			(0xffffffff << 0)

/* CORE_CONTROL_SPARE_R */
#define OMAP4_CORE_CONTROL_SPARE_R_SHIFT			0
#define OMAP4_CORE_CONTROL_SPARE_R_MASK				(0xffffffff << 0)

/* CORE_CONTROL_SPARE_R_C0 */
#define OMAP4_CORE_CONTROL_SPARE_R_C0_SHIFT			31
#define OMAP4_CORE_CONTROL_SPARE_R_C0_MASK			(1 << 31)
#define OMAP4_CORE_CONTROL_SPARE_R_C1_SHIFT			30
#define OMAP4_CORE_CONTROL_SPARE_R_C1_MASK			(1 << 30)
#define OMAP4_CORE_CONTROL_SPARE_R_C2_SHIFT			29
#define OMAP4_CORE_CONTROL_SPARE_R_C2_MASK			(1 << 29)
#define OMAP4_CORE_CONTROL_SPARE_R_C3_SHIFT			28
#define OMAP4_CORE_CONTROL_SPARE_R_C3_MASK			(1 << 28)
#define OMAP4_CORE_CONTROL_SPARE_R_C4_SHIFT			27
#define OMAP4_CORE_CONTROL_SPARE_R_C4_MASK			(1 << 27)
#define OMAP4_CORE_CONTROL_SPARE_R_C5_SHIFT			26
#define OMAP4_CORE_CONTROL_SPARE_R_C5_MASK			(1 << 26)
#define OMAP4_CORE_CONTROL_SPARE_R_C6_SHIFT			25
#define OMAP4_CORE_CONTROL_SPARE_R_C6_MASK			(1 << 25)
#define OMAP4_CORE_CONTROL_SPARE_R_C7_SHIFT			24
#define OMAP4_CORE_CONTROL_SPARE_R_C7_MASK			(1 << 24)

/* CONTROL_EFUSE_1 */
#define OMAP4_AVDAC_TRIM_BYTE3_SHIFT				24
#define OMAP4_AVDAC_TRIM_BYTE3_MASK				(0x7f << 24)
#define OMAP4_AVDAC_TRIM_BYTE2_SHIFT				16
#define OMAP4_AVDAC_TRIM_BYTE2_MASK				(0xff << 16)
#define OMAP4_AVDAC_TRIM_BYTE1_SHIFT				8
#define OMAP4_AVDAC_TRIM_BYTE1_MASK				(0xff << 8)
#define OMAP4_AVDAC_TRIM_BYTE0_SHIFT				0
#define OMAP4_AVDAC_TRIM_BYTE0_MASK				(0xff << 0)

/* CONTROL_EFUSE_2 */
#define OMAP4_EFUSE_SMART2TEST_P0_SHIFT				31
#define OMAP4_EFUSE_SMART2TEST_P0_MASK				(1 << 31)
#define OMAP4_EFUSE_SMART2TEST_P1_SHIFT				30
#define OMAP4_EFUSE_SMART2TEST_P1_MASK				(1 << 30)
#define OMAP4_EFUSE_SMART2TEST_P2_SHIFT				29
#define OMAP4_EFUSE_SMART2TEST_P2_MASK				(1 << 29)
#define OMAP4_EFUSE_SMART2TEST_P3_SHIFT				28
#define OMAP4_EFUSE_SMART2TEST_P3_MASK				(1 << 28)
#define OMAP4_EFUSE_SMART2TEST_N0_SHIFT				27
#define OMAP4_EFUSE_SMART2TEST_N0_MASK				(1 << 27)
#define OMAP4_EFUSE_SMART2TEST_N1_SHIFT				26
#define OMAP4_EFUSE_SMART2TEST_N1_MASK				(1 << 26)
#define OMAP4_EFUSE_SMART2TEST_N2_SHIFT				25
#define OMAP4_EFUSE_SMART2TEST_N2_MASK				(1 << 25)
#define OMAP4_EFUSE_SMART2TEST_N3_SHIFT				24
#define OMAP4_EFUSE_SMART2TEST_N3_MASK				(1 << 24)
#define OMAP4_LPDDR2_PTV_N1_SHIFT				23
#define OMAP4_LPDDR2_PTV_N1_MASK				(1 << 23)
#define OMAP4_LPDDR2_PTV_N2_SHIFT				22
#define OMAP4_LPDDR2_PTV_N2_MASK				(1 << 22)
#define OMAP4_LPDDR2_PTV_N3_SHIFT				21
#define OMAP4_LPDDR2_PTV_N3_MASK				(1 << 21)
#define OMAP4_LPDDR2_PTV_N4_SHIFT				20
#define OMAP4_LPDDR2_PTV_N4_MASK				(1 << 20)
#define OMAP4_LPDDR2_PTV_N5_SHIFT				19
#define OMAP4_LPDDR2_PTV_N5_MASK				(1 << 19)
#define OMAP4_LPDDR2_PTV_P1_SHIFT				18
#define OMAP4_LPDDR2_PTV_P1_MASK				(1 << 18)
#define OMAP4_LPDDR2_PTV_P2_SHIFT				17
#define OMAP4_LPDDR2_PTV_P2_MASK				(1 << 17)
#define OMAP4_LPDDR2_PTV_P3_SHIFT				16
#define OMAP4_LPDDR2_PTV_P3_MASK				(1 << 16)
#define OMAP4_LPDDR2_PTV_P4_SHIFT				15
#define OMAP4_LPDDR2_PTV_P4_MASK				(1 << 15)
#define OMAP4_LPDDR2_PTV_P5_SHIFT				14
#define OMAP4_LPDDR2_PTV_P5_MASK				(1 << 14)

/* CONTROL_EFUSE_3 */
#define OMAP4_STD_FUSE_SPARE_1_SHIFT				24
#define OMAP4_STD_FUSE_SPARE_1_MASK				(0xff << 24)
#define OMAP4_STD_FUSE_SPARE_2_SHIFT				16
#define OMAP4_STD_FUSE_SPARE_2_MASK				(0xff << 16)
#define OMAP4_STD_FUSE_SPARE_3_SHIFT				8
#define OMAP4_STD_FUSE_SPARE_3_MASK				(0xff << 8)
#define OMAP4_STD_FUSE_SPARE_4_SHIFT				0
#define OMAP4_STD_FUSE_SPARE_4_MASK				(0xff << 0)

/* CONTROL_EFUSE_4 */
#define OMAP4_STD_FUSE_SPARE_5_SHIFT				24
#define OMAP4_STD_FUSE_SPARE_5_MASK				(0xff << 24)
#define OMAP4_STD_FUSE_SPARE_6_SHIFT				16
#define OMAP4_STD_FUSE_SPARE_6_MASK				(0xff << 16)
#define OMAP4_STD_FUSE_SPARE_7_SHIFT				8
#define OMAP4_STD_FUSE_SPARE_7_MASK				(0xff << 8)
#define OMAP4_STD_FUSE_SPARE_8_SHIFT				0
#define OMAP4_STD_FUSE_SPARE_8_MASK				(0xff << 0)

#endif