blob: 138ac9b7c546d003ec43cd02efaed3b6b4d4cf34 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
#ifndef _ASM_GENERIC_TRACE_CLOCK_H
#define _ASM_GENERIC_TRACE_CLOCK_H
/*
* include/asm-generic/trace-clock.h
*
* Copyright (C) 2007 - Mathieu Desnoyers (mathieu.desnoyers@polymtl.ca)
*
* Generic tracing clock for architectures without TSC.
*/
#include <linux/param.h> /* For HZ */
#include <asm/atomic.h>
#define TRACE_CLOCK_SHIFT 13
/*
* Number of hardware clock bits. The higher order bits are expected to be 0.
* If the hardware clock source has more than 32 bits, the bits higher than the
* 32nd will be truncated by a cast to a 32 bits unsigned. Range : 1 - 32.
* (too few bits would be unrealistic though, since we depend on the timer to
* detect the overflows).
*/
#define TC_HW_BITS 32
/* Expected maximum interrupt latency in ms : 15ms, *2 for security */
#define TC_EXPECTED_INTERRUPT_LATENCY 30
extern atomic_long_t trace_clock_var;
static inline u32 trace_clock_read32(void)
{
return (u32)atomic_long_add_return(1, &trace_clock_var);
}
#ifdef CONFIG_HAVE_TRACE_CLOCK_32_TO_64
extern u64 trace_clock_read_synthetic_tsc(void);
extern void get_synthetic_tsc(void);
extern void put_synthetic_tsc(void);
static inline u64 trace_clock_read64(void)
{
return trace_clock_read_synthetic_tsc();
}
#else
static inline void get_synthetic_tsc(void)
{
}
static inline void put_synthetic_tsc(void)
{
}
static inline u64 trace_clock_read64(void)
{
return atomic_long_add_return(1, &trace_clock_var);
}
#endif
static inline unsigned int trace_clock_frequency(void)
{
return HZ << TRACE_CLOCK_SHIFT;
}
static inline u32 trace_clock_freq_scale(void)
{
return 1;
}
extern void get_trace_clock(void);
extern void put_trace_clock(void);
static inline void set_trace_clock_is_sync(int state)
{
}
#endif /* _ASM_GENERIC_TRACE_CLOCK_H */
|
