1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
/*
* Copyright (C) 2011 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*
* High Speed Inter Chip code for i.MX6, this file is for HSIC port 2
*/
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/platform_device.h>
#include <linux/fsl_devices.h>
#include <linux/gpio.h>
#include <linux/io.h>
#include <linux/delay.h>
#include <mach/arc_otg.h>
#include <mach/hardware.h>
#include <mach/iomux-mx6q.h>
#include "devices-imx6q.h"
#include "regs-anadig.h"
#include "usb.h"
static struct clk *usb_oh3_clk;
static struct clk *usb_phy4_clk;
extern int clk_get_usecount(struct clk *clk);
static struct fsl_usb2_platform_data usbh3_config;
static void usbh3_internal_phy_clock_gate(bool on)
{
if (on) {
USB_H3_CTRL |= UCTRL_UTMI_ON_CLOCK;
USB_UH3_HSIC_CTRL |= HSIC_CLK_ON;
} else {
USB_UH3_HSIC_CTRL &= ~HSIC_CLK_ON;
USB_H3_CTRL &= ~UCTRL_UTMI_ON_CLOCK;
}
}
static int fsl_usb_host_init_ext(struct platform_device *pdev)
{
int ret;
struct clk *usb_clk;
usb_clk = clk_get(NULL, "usboh3_clk");
clk_enable(usb_clk);
usb_oh3_clk = usb_clk;
usb_clk = clk_get(NULL, "usb_phy4_clk");
clk_enable(usb_clk);
usb_phy4_clk = usb_clk;
ret = fsl_usb_host_init(pdev);
if (ret) {
printk(KERN_ERR "host1 init fails......\n");
return ret;
}
usbh3_internal_phy_clock_gate(true);
/* Host3 HSIC enable */
USB_UH3_HSIC_CTRL |= HSIC_EN;
return 0;
}
static void fsl_usb_host_uninit_ext(struct platform_device *pdev)
{
struct fsl_usb2_platform_data *pdata = pdev->dev.platform_data;
fsl_usb_host_uninit(pdata);
usbh3_internal_phy_clock_gate(false);
clk_disable(usb_phy4_clk);
clk_put(usb_phy4_clk);
clk_disable(usb_oh3_clk);
clk_put(usb_oh3_clk);
}
static void usbh3_clock_gate(bool on)
{
pr_debug("%s: on is %d\n", __func__, on);
if (on) {
clk_enable(usb_oh3_clk);
clk_enable(usb_phy4_clk);
usbh3_internal_phy_clock_gate(true);
} else {
usbh3_internal_phy_clock_gate(false);
clk_disable(usb_phy4_clk);
clk_disable(usb_oh3_clk);
}
}
void mx6_set_host3_vbus_func(driver_vbus_func driver_vbus)
{
usbh3_config.platform_driver_vbus = driver_vbus;
}
static void _wake_up_enable(struct fsl_usb2_platform_data *pdata, bool enable)
{
pr_debug("host3, %s, enable is %d\n", __func__, enable);
if (enable) {
USB_H3_CTRL |= (UCTRL_OWIE);
} else {
USB_H3_CTRL &= ~(UCTRL_OWIE);
/* The interrupt must be disabled for at least 3
* cycles of the standby clock(32k Hz) , that is 0.094 ms*/
udelay(100);
}
}
static void _phy_lowpower_suspend(struct fsl_usb2_platform_data *pdata, bool enable)
{
pr_debug("host3, %s, enable is %d\n", __func__, enable);
if (enable)
UH3_PORTSC1 |= PORTSC_PHCD;
else
UH3_PORTSC1 &= ~PORTSC_PHCD;
}
static enum usb_wakeup_event _is_usbh3_wakeup(struct fsl_usb2_platform_data *pdata)
{
u32 wakeup_req = USB_H3_CTRL & UCTRL_OWIR;
if (wakeup_req)
return !WAKEUP_EVENT_INVALID;
pr_err("host3, %s, invalid wake up\n", __func__);
return WAKEUP_EVENT_INVALID;
}
static void usbh3_wakeup_handler(struct fsl_usb2_platform_data *pdata)
{
_wake_up_enable(pdata, false);
_phy_lowpower_suspend(pdata, false);
pdata->wakeup_event = 1;
}
static void usbh3_wakeup_event_clear(void)
{
u32 wakeup_req = USB_H3_CTRL & UCTRL_OWIR;
pr_debug("%s\n", __func__);
if (wakeup_req != 0) {
/* Disable H3 wakeup enable to clear H3 wakeup request, wait 3 clock
* cycles of standly clock(32KHz)
*/
USB_H3_CTRL &= ~UCTRL_OWIE;
udelay(100);
USB_H3_CTRL |= UCTRL_OWIE;
}
}
static void hsic_start(void)
{
pr_debug("%s", __func__);
/* strobe 47K pull up */
mxc_iomux_v3_setup_pad(MX6Q_PAD_RGMII_RXC__USBOH3_H3_STROBE_START);
}
static struct fsl_usb2_platform_data usbh3_config = {
.name = "Host 3",
.init = fsl_usb_host_init_ext,
.exit = fsl_usb_host_uninit_ext,
.operating_mode = FSL_USB2_MPH_HOST,
.phy_mode = FSL_USB2_PHY_HSIC,
.power_budget = 500, /* 500 mA max power */
.wake_up_enable = _wake_up_enable,
.usb_clock_for_pm = usbh3_clock_gate,
.phy_lowpower_suspend = _phy_lowpower_suspend,
.is_wakeup_event = _is_usbh3_wakeup,
.wakeup_handler = usbh3_wakeup_handler,
.transceiver = "hsic_xcvr",
.hsic_post_ops = hsic_start,
};
static struct fsl_usb2_wakeup_platform_data usbh3_wakeup_config = {
.name = "usbh3 wakeup",
.usb_clock_for_pm = usbh3_clock_gate,
.usb_pdata = {&usbh3_config, NULL, NULL},
.usb_wakeup_exhandle = usbh3_wakeup_event_clear,
};
void __init mx6_usb_h3_init(void)
{
struct platform_device *pdev, *pdev_wakeup;
static void __iomem *anatop_base_addr = MX6_IO_ADDRESS(ANATOP_BASE_ADDR);
usbh3_config.wakeup_pdata = &usbh3_wakeup_config;
pdev = imx6q_add_fsl_ehci_hs(3, &usbh3_config);
usbh3_wakeup_config.usb_pdata[0] = pdev->dev.platform_data;
pdev_wakeup = imx6q_add_fsl_usb2_hs_wakeup(3, &usbh3_wakeup_config);
((struct fsl_usb2_platform_data *)(pdev->dev.platform_data))->wakeup_pdata =
pdev_wakeup->dev.platform_data;
/* Some phy and power's special controls for host3
* 1. Its 480M is from OTG's 480M
* 2. EN_USB_CLKS should always be opened
*/
__raw_writel(BM_ANADIG_USB1_PLL_480_CTRL_EN_USB_CLKS,
anatop_base_addr + HW_ANADIG_USB1_PLL_480_CTRL_SET);
}
|
