Age | Commit message (Collapse) | Author |
|
fix section mismatch warning
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
- Set phy AR8031 to save power mode when no cable connect.
- Close enet clock gate when FEC is no use.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
1. enable MIPI CSI2 driver
2. change v4l2 cowork with mipi csi2
3. enable ov5640 mipi mode
Signed-off-by: Even Xu <b21019@freescale.com>
|
|
Add MIPI CSI2 driver
Signed-off-by: Even Xu <b21019@freescale.com>
|
|
Enable OTG driver on mx6q board
Signed-off-by: make shi <b15407@freescale.com>
|
|
This new v4l2 output driver is based on videobuf, using dma contig alloc method.
It creates video dev node for each display framebuffer begin from /dev/video16
by default.
If need post-processing, this driver will do it by ipu pp driver which support:
- resizing
- CSC
- rotate
- deinterlacing
If no need post-processing, the IPU IC will be bypassed as old driver, the
buf will be set to fb buffer directly by crack fb smem_start.
The user should do setting before streamon like below:
1. set output crop
2. set ctrl like rotate/vflip/hflip/deinterlacing motion
3. set fmt
4. reqbuf
The new features compare to old driver:
- support multi-instance
- support user point buffer
- runtime suspend/resume
For suspend/resume, still has chance to meet issue on mx6q, will fix later.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
1. use late suspend early resume
2. disable/enable clk when suspend/resume with clk on.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
1. add timestamp for userpoint buffer
2. use pgprot_writecombine for mmap
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
1. no dma alloc for rot buf every time which will cost time.
2. fix split mode condition.
3. export some functions.
This patch for driver file.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Device part
Add HSIC run and HSIC phy's definition
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Add VPU_IOC_QUERY_BITWORK_MEM and VPU_IOC_SET_BITWORK_MEM ioctls
implementation for registerring bitwork memory allocated from user
space to vpu driver.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
commit 98586ed8b8878e10691203687e89a42fa3355300 upstream.
When a CPU is taken offline in an SMP system, cpufreq_remove_dev()
nulls out the per-cpu policy before cpufreq_stats_free_table() can
make use of it. cpufreq_stats_free_table() then skips the
call to sysfs_remove_group(), leaving about 100 bytes of sysfs-related
memory unclaimed each time a CPU-removal occurs. Break up
cpu_stats_free_table into sysfs and table portions, and
call the sysfs portion early.
Signed-off-by: Steven Finney <steven.finney@palm.com>
Signed-off-by: Dave Jones <davej@redhat.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
(cherry picked from commit a5ba67df5b332a1e9bd73f6954285a3284f86e71)
|
|
commit 27ecddc2a9f99ce4ac9a59a0acd77f7100b6d034 upstream.
When we discover CPUs that are affected by each other's
frequency/voltage transitions, the first CPU gets a sysfs directory
created, and rest of the siblings get symlinks. Currently, when we
hotplug off only the first CPU, all of the symlinks and the sysfs
directory gets removed. Even though rest of the siblings are still
online and functional, they are orphaned, and no longer governed by
cpufreq.
This patch, given the above scenario, creates a sysfs directory for
the first sibling and symlinks for the rest of the siblings.
Please note the recursive call, it was rather too ugly to roll it
out. And the removal of redundant NULL setting (it is already taken
care of near the top of the function).
Signed-off-by: Jacob Shin <jacob.shin@amd.com>
Acked-by: Mark Langsdorf <mark.langsdorf@amd.com>
Reviewed-by: Thomas Renninger <trenn@suse.de>
Signed-off-by: Dave Jones <davej@redhat.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
(cherry picked from commit 15ae4738537b75bb8f9ba737bcb18c8cb0cb1e07)
|
|
commit 5680e94148a86e8c31fdc5cb0ea0d5c6810c05b0 upstream.
If cts changes between reading the level at the cts input (USR1_RTSS)
and acking the irq (USR1_RTSD) the last edge doesn't generate an irq and
uart_handle_cts_change is called with a outdated value for cts.
The race was introduced by commit
ceca629 ([ARM] 2971/1: i.MX uart handle rts irq)
Reported-by: Arwed Springer <Arwed.Springer@de.trumpf.com>
Tested-by: Arwed Springer <Arwed.Springer@de.trumpf.com>
Signed-off-by: Uwe Kleine-König <u.kleine-koenig@pengutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
(cherry picked from commit 1eb710f4e01a9afab735828c87ef13e2e6b57386)
|
|
Using platform ids to handle differences between different SoCs.
The default rx fifo global mask register, newly introduced in mx6q,
is 0xffffffff and the reset value in Message buffers(can be reused as the
memory of rx fifo filter table) is none zero, it will wrongly cause the
can to be unable to recevie packets due to filter.
We need to clear it to make sure to receive all packets.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
|
|
fix build warning:
> drivers/net/fec.c:435: warning: unused variable 'estatus'
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
fix build warning:
> drivers/media/video/mxc/capture/mxc_v4l2_capture.c:2457: warning:
> comparison between pointer and integer
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
Add clock enable code to driver.
OCOTP driver missed code to enable clock in driver.
Thus if ocotp clock is not enabled in clock.c, ocotp will not work.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
|
|
Fix build warnings regarding initialization from incompatible pointer type.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
- Support time stamp sync with networking master timer.
- Support ipg 40MHz clock, and precision is about 20ns.
- Don't support ipg 66MHz clock.
- Test flow:
1. Enable CONFIG_FEC_1588 in imx6_defconfig file.
2. Select pll3 for ipg clk 40M in uboot plugin code.
I. set reg 0x20c8028 value to 0x10000;
II.set reg 0x20c8024 value to 0x3040;
III. set reg 0x20c4014[25] to 0x1
IV. set reg 0x20c4014[12:10] to 0x5
3. Rebuid uboot and setup the ethernet environment.
4. Run the 1588 stack ptp_main in master and slave.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
MIPI DSI: Add MIPI DSI driver and support for TRULY WVGA LCD panel
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
update spi driver for MX6Q
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
Received a fix from Micrel to fix their driver. Without this
patch the Micrel PHY does not get recognized during boot
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Add Anatop regulator driver.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Audio driver for i.Mx built-in HDMI Transmitter.
* Uses HDMI Transmitter's built-in DMA.
* Adds IEC958-style digital audio header info to the raw audio.
* Gets pixel clock from the IPU driver and calculates clock
regenerator values (cts and N).
* Move ipu_id, and disp_id from the HDMI's platform data to the
HDMI mfd's platform data. Saves them in the hdmi mfd.
* Add mfd functionality to update the clock regenerator values
when the hdmi changes the pixel clock rate or when requested
from the audio driver with a new audio sample rate.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
driver will configure the delay line setting due to board data
after DDR mode is enabled.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
We do not support any ONFI or TOGGLE nand now.
So disable the DDR code.
If keep it enabled, the ECC chunk will be 1K for ONFI nand,
this is not compatible with the kobs-ng which uses 512bytes for ECC chunk size.
So disable it now. change it in future.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
There may be more interrupt than PIC_DONE reported, we cannot disable
clock if picture isn't done since vpu is still in busy in the status.
This patch will check interrupt reason before clock is disabled.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
Need to add a spinlock unlock and irq enable at a return path.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
When allocating large memory, such as 128K,
vmalloc() uses single page for the allocation process,
while kzalloc() has to consume a continuous pages for the allocation.
In low memory case, the kzalloc() may fails.
So use the vmalloc() instead.
Also add some sanity check for the NULL pointer.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Add new mc34708's rtc driver based on new pmic core driver
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
1.add new regulator driver for new pmic core driver
2.add Kconfig and Makefile
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
add new mc34708's core driver based on MFD
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
When SDMA is not used, close SDMA clock.
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
HDMI IAHB clock was capable of being disabled twice consecutively
due to a race condition between enabling the HDMI interrupts
and disabling the HDMI clock. A spinlock has been added to protect
against the race condition.
Another race condition was present due to the driver handling
HPD (hotplug detect) and RX Sense interrupts separately. Only HPD
interrupts handled now, simplifying enable/disable flow and
eliminating the race condition.
One final race condition fixed during HDMI driver initialization.
IRQ request moved to after place where IAHB is disabled, to ensure
balanced enable/disable of IAHB clock.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
Move the board specific code out of the FEC driver to the platform
layer
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Enable ipu clk when try get rate
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
When the platform is MX6, set mclk = cko1_clk0
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
- Ensure HDMI clocks are disabled when leaving HDMI core probe function.
- Create HDMI core api to allow HDMI sub-drivers to init, enable, and
disable the HDMI IRQ. Required to optimally manage HDMI clocks,
allow IAHB to be disabled, and still have video and audio sub-drivers
able to receive interrupts.
- Update code to adjust for decoupled ISFR and IAHB clocks.
- Disable IAHB clocks whenever HDMI not plugged in.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
cancel the timer even in interrupt context to fix following error log:
clk_enable cannot be called in an interrupt context
kernel BUG at arch/arm/plat-mxc/clock.c:104!
Unable to handle kernel NULL pointer dereference at virtual address 00000000
pgd = 80004000
[00000000] *pgd=00000000
Internal error: Oops: 805 [#1] PREEMPT SMP
last sysfs file: /sys/devices/platform/fsl-ehci.1/usb2/2-0:1.0/uevent
Modules linked in:
CPU: 1 Tainted: G W (2.6.38-00559-g4938069-dirty #30)
PC is at __bug+0x18/0x24
LR is at __bug+0x14/0x24
pc : [<80039eec>] lr : [<80039ee8>] psr: 20000193
sp : e6067eb8 ip : ec91a000 fp : 00000000
r10: 8002eacc r9 : 805738e0 r8 : 00000023
r7 : 60000113 r6 : e67c92a8 r5 : 00000001 r4 : 8054d8f8
r3 : 00000000 r2 : 00000104 r1 : 60000193 r0 : 00000033
Flags: nzCv IRQs off FIQs on Mode SVC_32 ISA ARM Segment kernel
Control: 10c53c7d Table: 7461804a DAC: 00000015
Process swapper (pid: 0, stack limit = 0xe60662f0)
Stack: (0xe6067eb8 to 0xe6068000)
7ea0: 8054d8f8 8004914c
7ec0: e67c9280 802fa9e4 e67c9280 00000100 e67c92a8 802f7754 e67c9280 e61ade14
7ee0: e67c92a8 802f8f60 e67c9324 e67c9328 00000000 e6066000 80547c40 802ebe80
7f00: e67c9324 8005d828 8005d71c 00000018 00000001 e6066000 80538040 80538040
7f20: 805738e0 00000103 8002e9f4 8005dbf0 2faf2e40 0000030e 2faf2e40 00000006
7f40: 00000009 00000001 00000000 80547c40 8002f380 00000000 80573900 00000001
7f60: e6066000 00000000 00000000 8005dd30 80547c40 80030390 ffffffff f2a00100
7f80: 0000001d 00000002 00000001 8003600c 00000020 80547a84 e6067fd8 00000000
7fa0: e6066000 8056e1e4 803fdd54 8054ae9c 70000000 412fc09a 00000000 00000000
7fc0: 00000000 e6067fd8 800372ac 800372b0 60000013 ffffffff e6066000 800378d8
7fe0: 7606806a 00000015 10c03c7d 8056e36c 70000000 103f628c 78fffff6 debdbeb9
(__bug+0x18/0x24) from [<8004914c>] (clk_enable+0x100/0x118)
(clk_enable+0x100/0x118) from [<802fa9e4>] (plt_clk_ctrl+0x28/0x34)
(plt_clk_ctrl+0x28/0x34) from [<802f7754>] (sdhci_enable_clk+0x5c/0x80)
(sdhci_enable_clk+0x5c/0x80) from [<802f8f60>] (sdhci_request+0xac/0x188)
(sdhci_request+0xac/0x188) from [<802ebe80>] (mmc_request_done+0x74/0x78)
(mmc_request_done+0x74/0x78) from [<8005d828>] (tasklet_action+0x10c/0x15c)
(tasklet_action+0x10c/0x15c) from [<8005dbf0>] (__do_softirq+0xa8/0x140)
(__do_softirq+0xa8/0x140) from [<8005dd30>] (irq_exit+0xa8/0xb0)
(irq_exit+0xa8/0xb0) from [<80030390>] (do_local_timer+0x54/0x7c)
(do_local_timer+0x54/0x7c) from [<8003600c>] (__irq_svc+0x4c/0xe8)
Exception stack(0xe6067f90 to 0xe6067fd8)
7f80: 00000020 80547a84 e6067fd8 00000000
7fa0: e6066000 8056e1e4 803fdd54 8054ae9c 70000000 412fc09a 00000000 00000000
7fc0: 00000000 e6067fd8 800372ac 800372b0 60000013 ffffffff
......
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
fix ioctls.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
We need to consider governor type of cpufreq, previous
method is to change the cpufreq to the lower point, but
it would not work if the cpufreq governor is not userspace,
now we set the scaling max freq instead of cpu current freq,
this will make sure working for all the governor.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Correct wrong parameter when call ipu_csi_set_window_size function
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
1. Print should use %d instead of %ld when printing
a unsigned int;
2. Remove unused function.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Add cpufreq as cooling device.
1.Default cooling device is cpufreq, to select
cpuhotplug as cooling device, need to add
cooling_device=cpuhotplug to cmdline.
2.Cooling device can be disabled via adding
no_cooling_device to cmdline.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Currently we do not support split mode with rotation.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
v4l2 capture changes based on ipu change.
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
- Add support for 8-bit grayscale colormaps to be used
during EPDC update processing
- Add support in PxP for programming of colormaps
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- Updated PHY configuration code to support ranges of clock frequencies,
rather than just a small set of supported clock frequencies corresponding
to CEA-861 video modes. This means that PC monitor modes are now
supported.
- Updated color handling code to ensure that a consistent set of
color mode defines are used.
- Fixed bug in how clock disable registers are configured
Signed-off-by: Danny Nold <dannynold@freescale.com>
|