Age | Commit message (Collapse) | Author |
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
as lvds is using ipu1-di0, just check "DISP4 BG"
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Move HDMI csc clock setting to fucntion mxc_hdmi_enable_video_path.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Enable HDMI output CSC.
Enable HDMI under scan.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Fix HDMI AVI info frame config register bit define error.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Frank Li <Frank.Li@freescale.com>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Add all non-interlaced CEA mode to default modelist
Add XGA and SXGA video mode to default modelist
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
1. create sys node for fb name, cable state, edid data
2. call kobject_uevent_env pass cable state
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
This commit intends to implement the flowchart and details
documented in the HDMI Transmitter Controller User Guide
section entitled "Programming Model".
Some input is also from the Synopsys API code.
The HDMI specification requires HDMI to set itself to VGA DVI mode
before reading the EDID.
So follow this sequence when HDMI is hotplugged:
1. Hdmi connector is plugged in, HDMI video gets an interrupt.
2. Clear out video mode list. Add only VGA DVI mode to list.
3. Request VGA DVI mode (call fb_set_var())
4. HDMI video driver will get FB_EVENT_MODE_CHANGE callback and
call mxc_hdmi_setup() to set up HDMI.
5. Read the edid and add video modes from edid. Select the video
mode that is similar to the command line default.
6. Request VGA DVI mode (call fb_set_var())
7. HDMI video driver will get FB_EVENT_MODE_CHANGE callback and
do mxc_hdmi_setup().
Also included is a workaround for an overflow condition in the HDMI.
The frame composer has an arithmetic unit that gets updated every time
we write to one of the FC registers. But sometimes, depending on the
relation between the tmds and sfr clocks, it may happen that this unit
doesn't get updated, even though the registers are holding correct
values. The workaround for this is, after completing the controller
configuration, to rewrite one of the FC registers (i.e. FC_INVIDCONF)
three or four times with the same value, and then follow it up by a SW
reset to the TMDS clock domain (MC_SWRSTZ).
We clear the overflow condition as described above every time we
change video mode. Also an overflow interupt handler will clear the
overflow condition if it happens again. This overflow condition is
expected (and not a problem) when we are in DVI (non-HDMI) mode, so
we do not worry about it in that case.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
This commit intends to implement the flowchart and details
documented in the HDMI Transmitter Controller User Guide
section entitled "Programming Model".
Some input is also from the Synopsys API code.
The HDMI specification requires HDMI to set itself to VGA DVI mode
before reading the EDID.
So follow this sequence when HDMI is hotplugged:
1. Hdmi connector is plugged in, HDMI video gets an interrupt.
2. Clear out video mode list. Add only VGA DVI mode to list.
3. Request VGA DVI mode (call fb_set_var())
4. HDMI video driver will get FB_EVENT_MODE_CHANGE callback and
call mxc_hdmi_setup() to set up HDMI.
5. Read the edid and add video modes from edid. Select the video
mode that is similar to the command line default.
6. Request VGA DVI mode (call fb_set_var())
7. HDMI video driver will get FB_EVENT_MODE_CHANGE callback and
do mxc_hdmi_setup().
Also included is a workaround for an overflow condition in the HDMI.
The frame composer has an arithmetic unit that gets updated every time
we write to one of the FC registers. But sometimes, depending on the
relation between the tmds and sfr clocks, it may happen that this unit
doesn't get updated, even though the registers are holding correct
values. The workaround for this is, after completing the controller
configuration, to rewrite one of the FC registers (i.e. FC_INVIDCONF)
three or four times with the same value, and then follow it up by a SW
reset to the TMDS clock domain (MC_SWRSTZ).
We clear the overflow condition as described above every time we
change video mode. Also an overflow interupt handler will clear the
overflow condition if it happens again. This overflow condition is
expected (and not a problem) when we are in DVI (non-HDMI) mode, so
we do not worry about it in that case.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
when use pan display, the case could be:
1. a small window wrap in a big frame buffer
2. a frame switch in a serial buffers
the ipuv3 fb driver used to support case 1, and for case 2,
if the fb format is interleaved, there is no problem, but for
non-interleaved format (like I420), there will be a display bug.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
when use pan display, the case could be:
1. a small window wrap in a big frame buffer
2. a frame switch in a serial buffers
the ipuv3 fb driver used to support case 1, and for case 2,
if the fb format is interleaved, there is no problem, but for
non-interleaved format (like I420), there will be a display bug.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Add aspect ratio setting into vmode for detailed timing block.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
remove FB_EVENT_PREMODE_CHANGE for mxc ldb/tve drivers
add dispdrv setup interface for ldb/tve drivers
re-structure the dispdrv framework for display devices
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
change wait for vsync ioctl irq from eof to nfack
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
change wait for vsync ioctl irq from eof to nfack
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
make sure the pointer is valid before accessing
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
some setting related with hwtype.
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
to vpu commit c4c513c0f6d8ae7b77e05300a9496498c77fc767
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
to base commit 433c6306fe9455163cff3591b4cf8e2f22bc6cc8
add v4l2 output driver.
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
to base commit 433c6306fe9455163cff3591b4cf8e2f22bc6cc8
add mfd mxc hdmi core
add mxc hdmi
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
to base commit 433c6306fe9455163cff3591b4cf8e2f22bc6cc8
add ipuv3 fb driver.
add mxc display driver.
add mxc edid driver.
add display device driver for lcd/ldb/tve/dvi/sii902x
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
to commit 433c6306fe9455163cff3591b4cf8e2f22bc6cc8
add basic ipu drivers.
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
* lt-3.2-imx5: (124 commits)
SAUCE: fix the missing header of <linux/module.h>
SAUCE: fix the removal of mxc_register_device()
SAUCE: mx53_loco: fix gpio_to_irq() being non-constant
SAUCE: fix building errors after rebased to v3.2
LINARO: Add lt-mx5_defconfig
ARM i.MX5: fix system_rev if not set by atag or DT
ENGR00162701 mxc_vout: fix potential deadlock of fb_blank
ENGR00162666 mxc_vout: v4l2 playback blocking issue
ENGR00162665 ipuv3 fb: fix non-interleave format wrong color issue
ENGR00162664 mxc_vout: modify pp bypass condition
ENGR00162663 ipuv3 fb: add vertical flip support
ENGR00162475 ipuv3 fb: fix camera preview failure
ENGR00162360 mxc_vout: fix STREAMOFF and G_CROP issues
ENGR00162358 ipuv3 fb: only check pos when fb is unblank
ENGR00162354 ipuv3 device: correct kthread operation for split task
SAUCE: mx53: add mxc_lcdif support
SAUCE: add arm-pmu device
SAUCE: remove unnecessary suspend/resume functions from mxc_spdif
ENGR00162218 mxc_vout: put set position function before set var
ENGR00162208 ipuv3 device: fix jitter issue of split mode
...
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
|
|
Signed-off-by: Jason Chen <jason.chen@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Richard Zhao <richard.zhao@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|