diff options
-rw-r--r-- | drivers/char/Kconfig | 16 | ||||
-rw-r--r-- | drivers/char/Makefile | 1 | ||||
-rw-r--r-- | drivers/char/fsl_otp.c | 260 | ||||
-rw-r--r-- | drivers/char/fsl_otp.h | 369 | ||||
-rw-r--r-- | drivers/char/regs-ocotp-v3.h | 367 | ||||
-rw-r--r-- | include/linux/fsl_devices.h | 9 |
6 files changed, 1022 insertions, 0 deletions
diff --git a/drivers/char/Kconfig b/drivers/char/Kconfig index aabc52d4a23..cb2a6e0c28f 100644 --- a/drivers/char/Kconfig +++ b/drivers/char/Kconfig @@ -614,6 +614,22 @@ config MXS_VIIM help Support for access to MXS Virtual IIM device, most people should say N here. +config FSL_OTP + tristate "Freescale On-Chip OTP Memory Support" + depends on (ARCH_MX23 || ARCH_MX28 || ARCH_MX50 || ARCH_MX6) + default n + help + If you say Y here, you will get support for a character device + interface into the One Time Programmable memory pages that are + stored on the iMX23/28/50 processor. This will not get you access + to the secure memory pages however. You will need to write your + own secure code and reader for that. + + To compile this driver as a module, choose M here: the module + will be called fsl_otp. + + If unsure, it is safe to say Y. + config MSM_SMD_PKT bool "Enable device interface for some SMD packet ports" default n diff --git a/drivers/char/Makefile b/drivers/char/Makefile index 338b91abdf9..a76851883a3 100644 --- a/drivers/char/Makefile +++ b/drivers/char/Makefile @@ -62,6 +62,7 @@ obj-$(CONFIG_PS3_FLASH) += ps3flash.o obj-$(CONFIG_RAMOOPS) += ramoops.o obj-$(CONFIG_MXS_VIIM) += mxs_viim.o +obj-$(CONFIG_FSL_OTP) += fsl_otp.o obj-$(CONFIG_JS_RTC) += js-rtc.o js-rtc-y = rtc.o diff --git a/drivers/char/fsl_otp.c b/drivers/char/fsl_otp.c new file mode 100644 index 00000000000..05ad55e9d6a --- /dev/null +++ b/drivers/char/fsl_otp.c @@ -0,0 +1,260 @@ +/* + * Freescale On-Chip OTP driver + * + * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. All Rights Reserved. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA + */ +#include <linux/kobject.h> +#include <linux/string.h> +#include <linux/sysfs.h> +#include <linux/module.h> +#include <linux/init.h> +#include <linux/delay.h> +#include <linux/fcntl.h> +#include <linux/mutex.h> +#include <linux/clk.h> +#include <linux/err.h> +#include <linux/io.h> +#include <linux/slab.h> +#include <linux/platform_device.h> +#include <linux/fsl_devices.h> + +#include "fsl_otp.h" + +static DEFINE_MUTEX(otp_mutex); +static struct kobject *otp_kobj; +static struct attribute **attrs; +static struct kobj_attribute *kattr; +static struct attribute_group attr_group; +static struct mxc_otp_platform_data *otp_data; +static struct clk *otp_clk; + +static inline unsigned int get_reg_index(struct kobj_attribute *tmp) +{ + return tmp - kattr; +} + +static int otp_wait_busy(u32 flags) +{ + int count; + u32 c; + + for (count = 10000; count >= 0; count--) { + c = __raw_readl(REGS_OCOTP_BASE + HW_OCOTP_CTRL); + if (!(c & (BM_OCOTP_CTRL_BUSY | BM_OCOTP_CTRL_ERROR | flags))) + break; + cpu_relax(); + } + if (count < 0) + return -ETIMEDOUT; + return 0; +} + +static ssize_t otp_show(struct kobject *kobj, struct kobj_attribute *attr, + char *buf) +{ + unsigned int index = get_reg_index(attr); + u32 value = 0; + + /* sanity check */ + if (index >= otp_data->fuse_num) + return 0; + + mutex_lock(&otp_mutex); + + if (otp_read_prepare(otp_data)) { + mutex_unlock(&otp_mutex); + return 0; + } + value = __raw_readl(REGS_OCOTP_BASE + HW_OCOTP_CUSTn(index)); + otp_read_post(otp_data); + + mutex_unlock(&otp_mutex); + return sprintf(buf, "0x%x\n", value); +} + +static int otp_write_bits(int addr, u32 data, u32 magic) +{ + u32 c; /* for control register */ + + /* init the control register */ + c = __raw_readl(REGS_OCOTP_BASE + HW_OCOTP_CTRL); + c &= ~BM_OCOTP_CTRL_ADDR; + c |= BF(addr, OCOTP_CTRL_ADDR); + c |= BF(magic, OCOTP_CTRL_WR_UNLOCK); + __raw_writel(c, REGS_OCOTP_BASE + HW_OCOTP_CTRL); + + /* init the data register */ + __raw_writel(data, REGS_OCOTP_BASE + HW_OCOTP_DATA); + otp_wait_busy(0); + + mdelay(2); /* Write Postamble */ + return 0; +} + +static ssize_t otp_store(struct kobject *kobj, struct kobj_attribute *attr, + const char *buf, size_t count) +{ + unsigned int index = get_reg_index(attr); + int value; + + /* sanity check */ + if (index >= otp_data->fuse_num) + return 0; + + sscanf(buf, "0x%x", &value); + + mutex_lock(&otp_mutex); + if (otp_write_prepare(otp_data)) { + mutex_unlock(&otp_mutex); + return 0; + } + otp_write_bits(index, value, 0x3e77); + otp_write_post(otp_data); + mutex_unlock(&otp_mutex); + return count; +} + +static void free_otp_attr(void) +{ + kfree(attrs); + attrs = NULL; + + kfree(kattr); + kattr = NULL; +} + +static int __init alloc_otp_attr(struct mxc_otp_platform_data *pdata) +{ + int i; + + otp_data = pdata; /* get private data */ + + /* The last one is NULL, which is used to detect the end */ + attrs = kzalloc((otp_data->fuse_num + 1) * sizeof(attrs[0]), + GFP_KERNEL); + kattr = kzalloc(otp_data->fuse_num * sizeof(struct kobj_attribute), + GFP_KERNEL); + + if (!attrs || !kattr) + goto error_out; + + for (i = 0; i < otp_data->fuse_num; i++) { + kattr[i].attr.name = pdata->fuse_name[i]; + kattr[i].attr.mode = 0600; + kattr[i].show = otp_show; + kattr[i].store = otp_store; + + attrs[i] = &kattr[i].attr; + } + memset(&attr_group, 0, sizeof(attr_group)); + attr_group.attrs = attrs; + return 0; + +error_out: + free_otp_attr(); + return -ENOMEM; +} + +static int __devinit fsl_otp_probe(struct platform_device *pdev) +{ + int retval; + struct mxc_otp_platform_data *pdata; + + pdata = pdev->dev.platform_data; + if (pdata == NULL) + return -ENODEV; + + /* Enable clock */ + if (pdata->clock_name) { + otp_clk = clk_get(&pdev->dev, pdata->clock_name); + clk_enable(otp_clk); + } + + retval = alloc_otp_attr(pdata); + if (retval) + return retval; + + retval = map_ocotp_addr(pdev); + if (retval) + goto error; + + otp_kobj = kobject_create_and_add("fsl_otp", NULL); + if (!otp_kobj) { + retval = -ENOMEM; + goto error; + } + + retval = sysfs_create_group(otp_kobj, &attr_group); + if (retval) + goto error; + + mutex_init(&otp_mutex); + return 0; +error: + kobject_put(otp_kobj); + otp_kobj = NULL; + free_otp_attr(); + unmap_ocotp_addr(); + return retval; +} + +static int otp_remove(struct platform_device *pdev) +{ + struct mxc_otp_platform_data *pdata; + + pdata = pdev->dev.platform_data; + if (pdata == NULL) + return -ENODEV; + + kobject_put(otp_kobj); + otp_kobj = NULL; + + free_otp_attr(); + unmap_ocotp_addr(); + + if (pdata->clock_name) { + clk_disable(otp_clk); + clk_put(otp_clk); + } + + return 0; +} + +static struct platform_driver ocotp_driver = { + .probe = fsl_otp_probe, + .remove = otp_remove, + .driver = { + .name = "imx-ocotp", + .owner = THIS_MODULE, + }, +}; + +static int __init fsl_otp_init(void) +{ + return platform_driver_register(&ocotp_driver); +} + +static void __exit fsl_otp_exit(void) +{ + platform_driver_unregister(&ocotp_driver); +} +module_init(fsl_otp_init); +module_exit(fsl_otp_exit); + +MODULE_LICENSE("GPL"); +MODULE_AUTHOR("Huang Shijie <b32955@freescale.com>"); +MODULE_DESCRIPTION("Common driver for OTP controller"); diff --git a/drivers/char/fsl_otp.h b/drivers/char/fsl_otp.h new file mode 100644 index 00000000000..5f779e53e41 --- /dev/null +++ b/drivers/char/fsl_otp.h @@ -0,0 +1,369 @@ +/* + * Copyright (C) 2010-2011 Freescale Semiconductor, Inc. All Rights Reserved. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License along + * with this program; if not, write to the Free Software Foundation, Inc., + * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. + */ +#ifndef __FREESCALE_OTP__ +#define __FREESCALE_OTP__ + +#define log(a, ...) printk(KERN_INFO "[ %s : %.3d ] "a"\n", \ + __func__, __LINE__, ## __VA_ARGS__) + +static u32 otp_voltage_saved; +struct regulator *regu; + +static int otp_wait_busy(u32 flags); + +/* IMX23 and IMX28 share most of the defination ========================= */ +#if (defined(CONFIG_ARCH_MX23) || defined(CONFIG_ARCH_MX28)) + +#include <linux/regulator/consumer.h> +#include <mach/hardware.h> +#include <mach/device.h> +#include <mach/regs-ocotp.h> +#include <mach/regs-power.h> + +#if defined(CONFIG_ARCH_MX23) +#include <mach/mx23.h> +#else +#include <mach/mx28.h> +#endif + +#define REGS_OCOTP_BASE (IO_ADDRESS(OCOTP_PHYS_ADDR)) +#define BF(value, field) (((value) << BP_##field) & BM_##field) + +static unsigned long otp_hclk_saved; + +/* open the bank for the imx23/imx28 */ +static int otp_read_prepare(struct mxc_otp_platform_data *otp_data) +{ + int r; + + /* [1] set the HCLK */ + /* [2] check BUSY and ERROR bit */ + r = otp_wait_busy(0); + if (r < 0) + goto error; + + /* [3] open bank */ + __raw_writel(BM_OCOTP_CTRL_RD_BANK_OPEN, + REGS_OCOTP_BASE + HW_OCOTP_CTRL_SET); + udelay(10); + + /* [4] wait for BUSY */ + r = otp_wait_busy(0); + return 0; +error: + return r; +} + +static int otp_read_post(struct mxc_otp_platform_data *otp_data) +{ + /* [5] close bank */ + __raw_writel(BM_OCOTP_CTRL_RD_BANK_OPEN, + REGS_OCOTP_BASE + HW_OCOTP_CTRL_CLR); + return 0; +} + +static int otp_write_prepare(struct mxc_otp_platform_data *otp_data) +{ + struct clk *hclk; + int err = 0; + + /* [1] HCLK to 24MHz. */ + hclk = clk_get(NULL, otp_data->clock_name); + if (IS_ERR(hclk)) { + err = PTR_ERR(hclk); + goto out; + } + /* + WARNING ACHTUNG UWAGA + + the code below changes HCLK clock rate to 24M. This is + required to write OTP bits (7.2.2 in STMP378x Target + Specification), and might affect LCD operation, for example. + Moreover, this hacky code changes VDDIO to 2.8V; and resto- + res it only on otp_close(). This may affect... anything. + + You are warned now. + */ + otp_hclk_saved = clk_get_rate(hclk); + clk_set_rate(hclk, 24000); + + /* [2] The voltage is set to 2.8V */ + if (otp_data->regulator_name) { + regu = regulator_get(NULL, otp_data->regulator_name); + otp_voltage_saved = regulator_get_voltage(regu); + regulator_set_voltage(regu, otp_data->min_volt, otp_data->max_volt); + } + + /* [3] wait for BUSY and ERROR */ + err = otp_wait_busy(BM_OCOTP_CTRL_RD_BANK_OPEN); +out: + return err; +} + +static int otp_write_post(struct mxc_otp_platform_data *otp_data) +{ + struct clk *hclk; + + hclk = clk_get(NULL, otp_data->clock_name); + + /* restore the clock and voltage */ + clk_set_rate(hclk, otp_hclk_saved); + if (otp_data->regulator_name) + regulator_set_voltage(regu, otp_voltage_saved, otp_voltage_saved); + otp_wait_busy(0); + + /* reset */ + __raw_writel(BM_OCOTP_CTRL_RELOAD_SHADOWS, + REGS_OCOTP_BASE + HW_OCOTP_CTRL_SET); + otp_wait_busy(BM_OCOTP_CTRL_RELOAD_SHADOWS); + return 0; +} + +static int __init map_ocotp_addr(struct platform_device *pdev) +{ + return 0; +} +static void unmap_ocotp_addr(void) +{ +} + +#elif defined(CONFIG_ARCH_MX5) /* IMX5 below ============================= */ + +#include <mach/hardware.h> +#include <linux/ioport.h> +#include <linux/platform_device.h> +#include "regs-ocotp-v2.h" + +static void *otp_base; +#define REGS_OCOTP_BASE ((unsigned long)otp_base) +#define HW_OCOTP_CUSTn(n) (0x00000030 + (n) * 0x10) +#define BF(value, field) (((value) << BP_##field) & BM_##field) + +#define DEF_RELEX (15) /* > 10.5ns */ + +static int set_otp_timing(struct mxc_otp_platform_data *otp_data) +{ + struct clk *apb_clk; + unsigned long clk_rate = 0; + unsigned long relex, sclk_count, rd_busy; + u32 timing = 0; + + if (!otp_data->clock_name) + return -1; + + /* [1] get the clock. It needs the AHB clock,though doc writes APB.*/ + apb_clk = clk_get(NULL, otp_data->clock_name); + if (IS_ERR(apb_clk)) { + log("we can not find the clock"); + return -1; + } + clk_rate = clk_get_rate(apb_clk); + + /* do optimization for too many zeros */ + relex = clk_rate / (1000000000 / DEF_RELEX) + 1; + sclk_count = clk_rate / (1000000000 / 5000) + 1 + DEF_RELEX; + rd_busy = clk_rate / (1000000000 / 300) + 1; + + timing = BF(relex, OCOTP_TIMING_RELAX); + timing |= BF(sclk_count, OCOTP_TIMING_SCLK_COUNT); + timing |= BF(rd_busy, OCOTP_TIMING_RD_BUSY); + + __raw_writel(timing, REGS_OCOTP_BASE + HW_OCOTP_TIMING); + return 0; +} + +/* IMX5 does not need to open the bank anymore */ +static int otp_read_prepare(struct mxc_otp_platform_data *otp_data) +{ + return set_otp_timing(otp_data); +} +static int otp_read_post(struct mxc_otp_platform_data *otp_data) +{ + return 0; +} + +static int otp_write_prepare(struct mxc_otp_platform_data *otp_data) +{ + int ret = 0; + + /* [1] set timing */ + ret = set_otp_timing(otp_data); + if (ret) + return ret; + + /* [2] wait */ + otp_wait_busy(0); + return 0; +} +static int otp_write_post(struct mxc_otp_platform_data *otp_data) +{ + /* Reload all the shadow registers */ + __raw_writel(BM_OCOTP_CTRL_RELOAD_SHADOWS, + REGS_OCOTP_BASE + HW_OCOTP_CTRL_SET); + udelay(1); + otp_wait_busy(BM_OCOTP_CTRL_RELOAD_SHADOWS); + return 0; +} + +static int __init map_ocotp_addr(struct platform_device *pdev) +{ + struct resource *res; + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + otp_base = ioremap(res->start, SZ_8K); + if (!otp_base) { + log("Can not remap the OTP iomem!"); + return -1; + } + return 0; +} + +static void unmap_ocotp_addr(void) +{ + iounmap(otp_base); + otp_base = NULL; +} + +#elif defined(CONFIG_ARCH_MX6) /* IMX6 below ============================= */ + +#include <mach/hardware.h> +#include <linux/ioport.h> +#include <linux/platform_device.h> +#include <linux/regulator/consumer.h> + +#include "regs-ocotp-v3.h" + +static void *otp_base; + +#define REGS_OCOTP_BASE ((unsigned long)otp_base) +#define HW_OCOTP_CUSTn(n) (0x00000400 + (n) * 0x10) +#define BF(value, field) (((value) << BP_##field) & BM_##field) + +#define DEF_RELEX (20) /* > 16.5ns */ + +static int set_otp_timing(struct mxc_otp_platform_data *otp_data) +{ + struct clk *ocotp_clk; + unsigned long clk_rate = 0; + unsigned long strobe_read, relex, strobe_prog; + u32 timing = 0; + + /* [1] get the clock. It needs the IPG clock,though doc writes IPG.*/ + if (!otp_data->clock_name) + return -1; + + ocotp_clk = clk_get(NULL, otp_data->clock_name); + if (IS_ERR(ocotp_clk)) { + log("we can not find the clock"); + return -1; + } + clk_rate = clk_get_rate(ocotp_clk); + + /* do optimization for too many zeros */ + relex = clk_rate / (1000000000 / DEF_RELEX) - 1; + strobe_prog = clk_rate / (1000000000 / 10000) + 2 * (DEF_RELEX + 1) - 1; + strobe_read = clk_rate / (1000000000 / 40) + 2 * (DEF_RELEX + 1) - 1; + + timing = BF(relex, OCOTP_TIMING_RELAX); + timing |= BF(strobe_read, OCOTP_TIMING_STROBE_READ); + timing |= BF(strobe_prog, OCOTP_TIMING_STROBE_PROG); + + __raw_writel(timing, REGS_OCOTP_BASE + HW_OCOTP_TIMING); + + return 0; +} + +/* IMX5 does not need to open the bank anymore */ +static int otp_read_prepare(struct mxc_otp_platform_data *otp_data) +{ + int ret = 0; + /* [1] set the HCLK */ + set_otp_timing(otp_data); + + /* [2] check BUSY and ERROR bit */ + ret = otp_wait_busy(0); + + return ret; +} +static int otp_read_post(struct mxc_otp_platform_data *otp_data) +{ + return 0; +} + +static int otp_write_prepare(struct mxc_otp_platform_data *otp_data) +{ + int ret = 0; + + /* [1] set timing */ + ret = set_otp_timing(otp_data); + if (ret) + return ret; + + /* [2] wait */ + ret = otp_wait_busy(0); + if (ret < 0) + return ret; + + /* [3] The voltage is set to 2.8V, if needed */ + if (otp_data->regulator_name) { + regu = regulator_get(NULL, otp_data->regulator_name); + otp_voltage_saved = regulator_get_voltage(regu); + regulator_set_voltage(regu, otp_data->min_volt, otp_data->max_volt); + /* [4] wait for BUSY and ERROR */ + ret = otp_wait_busy(0); + + } + + return ret; +} +static int otp_write_post(struct mxc_otp_platform_data *otp_data) +{ + /* restore the clock and voltage */ + if (otp_data->regulator_name) { + regulator_set_voltage(regu, otp_voltage_saved, otp_voltage_saved); + otp_wait_busy(0); + } + + /* Reload all the shadow registers */ + __raw_writel(BM_OCOTP_CTRL_RELOAD_SHADOWS, + REGS_OCOTP_BASE + HW_OCOTP_CTRL_SET); + udelay(1); + otp_wait_busy(BM_OCOTP_CTRL_RELOAD_SHADOWS); + + return 0; +} + +static int __init map_ocotp_addr(struct platform_device *pdev) +{ + struct resource *res; + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + otp_base = ioremap(res->start, SZ_8K); + if (!otp_base) { + log("Can not remap the OTP iomem!"); + return -1; + } + return 0; +} + +static void unmap_ocotp_addr(void) +{ + iounmap(otp_base); + otp_base = NULL; +} +#endif /* CONFIG_ARCH_MX6 */ + +#endif diff --git a/drivers/char/regs-ocotp-v3.h b/drivers/char/regs-ocotp-v3.h new file mode 100644 index 00000000000..d3c8de982fc --- /dev/null +++ b/drivers/char/regs-ocotp-v3.h @@ -0,0 +1,367 @@ +/* + * Freescale OCOTP Register Definitions + * + * Copyright 2008-2011 Freescale Semiconductor, Inc. All Rights Reserved. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; either version 2 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA + * + * This file is created by xml file. Don't Edit it. + * + * Xml Revision: 1.12 + * Template revision: 1.3 + */ + +#ifndef __ARCH_ARM___OCOTP_H +#define __ARCH_ARM___OCOTP_H + + +#define HW_OCOTP_CTRL (0x00000000) +#define HW_OCOTP_CTRL_SET (0x00000004) +#define HW_OCOTP_CTRL_CLR (0x00000008) +#define HW_OCOTP_CTRL_TOG (0x0000000c) + +#define BP_OCOTP_CTRL_WR_UNLOCK 16 +#define BM_OCOTP_CTRL_WR_UNLOCK 0xFFFF0000 +#define BF_OCOTP_CTRL_WR_UNLOCK(v) \ + (((v) << 16) & BM_OCOTP_CTRL_WR_UNLOCK) +#define BV_OCOTP_CTRL_WR_UNLOCK__KEY 0x3E77 +#define BP_OCOTP_CTRL_RSVD1 13 +#define BM_OCOTP_CTRL_RSVD1 0x0000E000 +#define BF_OCOTP_CTRL_RSVD1(v) \ + (((v) << 13) & BM_OCOTP_CTRL_RSVD1) +#define BM_OCOTP_CTRL_CRC_FAIL 0x00001000 +#define BM_OCOTP_CTRL_CRC_TEST 0x00000800 +#define BM_OCOTP_CTRL_RELOAD_SHADOWS 0x00000400 +#define BM_OCOTP_CTRL_ERROR 0x00000200 +#define BM_OCOTP_CTRL_BUSY 0x00000100 +#define BM_OCOTP_CTRL_RSVD0 0x00000080 +#define BP_OCOTP_CTRL_ADDR 0 +#define BM_OCOTP_CTRL_ADDR 0x0000007F +#define BF_OCOTP_CTRL_ADDR(v) \ + (((v) << 0) & BM_OCOTP_CTRL_ADDR) + +#define HW_OCOTP_TIMING (0x00000010) + +#define BP_OCOTP_TIMING_RSRVD0 28 +#define BM_OCOTP_TIMING_RSRVD0 0xF0000000 +#define BF_OCOTP_TIMING_RSRVD0(v) \ + (((v) << 28) & BM_OCOTP_TIMING_RSRVD0) +#define BP_OCOTP_TIMING_WAIT 22 +#define BM_OCOTP_TIMING_WAIT 0x0FC00000 +#define BF_OCOTP_TIMING_WAIT(v) \ + (((v) << 22) & BM_OCOTP_TIMING_WAIT) +#define BP_OCOTP_TIMING_STROBE_READ 16 +#define BM_OCOTP_TIMING_STROBE_READ 0x003F0000 +#define BF_OCOTP_TIMING_STROBE_READ(v) \ + (((v) << 16) & BM_OCOTP_TIMING_STROBE_READ) +#define BP_OCOTP_TIMING_RELAX 12 +#define BM_OCOTP_TIMING_RELAX 0x0000F000 +#define BF_OCOTP_TIMING_RELAX(v) \ + (((v) << 12) & BM_OCOTP_TIMING_RELAX) +#define BP_OCOTP_TIMING_STROBE_PROG 0 +#define BM_OCOTP_TIMING_STROBE_PROG 0x00000FFF +#define BF_OCOTP_TIMING_STROBE_PROG(v) \ + (((v) << 0) & BM_OCOTP_TIMING_STROBE_PROG) + +#define HW_OCOTP_DATA (0x00000020) + +#define BP_OCOTP_DATA_DATA 0 +#define BM_OCOTP_DATA_DATA 0xFFFFFFFF +#define BF_OCOTP_DATA_DATA(v) (v) + +#define HW_OCOTP_READ_CTRL (0x00000030) + +#define BP_OCOTP_READ_CTRL_RSVD0 1 +#define BM_OCOTP_READ_CTRL_RSVD0 0xFFFFFFFE +#define BF_OCOTP_READ_CTRL_RSVD0(v) \ + (((v) << 1) & BM_OCOTP_READ_CTRL_RSVD0) +#define BM_OCOTP_READ_CTRL_READ_FUSE 0x00000001 + +#define HW_OCOTP_READ_FUSE_DATA (0x00000040) + +#define BP_OCOTP_READ_FUSE_DATA_DATA 0 +#define BM_OCOTP_READ_FUSE_DATA_DATA 0xFFFFFFFF +#define BF_OCOTP_READ_FUSE_DATA_DATA(v) (v) + +#define HW_OCOTP_SW_STICKY (0x00000050) + +#define BP_OCOTP_SW_STICKY_RSVD0 5 +#define BM_OCOTP_SW_STICKY_RSVD0 0xFFFFFFE0 +#define BF_OCOTP_SW_STICKY_RSVD0(v) \ + (((v) << 5) & BM_OCOTP_SW_STICKY_RSVD0) +#define BM_OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE 0x00000010 +#define BM_OCOTP_SW_STICKY_BLOCK_ROM_PART 0x00000008 +#define BM_OCOTP_SW_STICKY_FIELD_RETURN_LOCK 0x00000004 +#define BM_OCOTP_SW_STICKY_SRK_REVOKE_LOCK 0x00000002 +#define BM_OCOTP_SW_STICKY_BLOCK_DTCP_KEY 0x00000001 + +#define HW_OCOTP_SCS (0x00000060) +#define HW_OCOTP_SCS_SET (0x00000064) +#define HW_OCOTP_SCS_CLR (0x00000068) +#define HW_OCOTP_SCS_TOG (0x0000006c) + +#define BM_OCOTP_SCS_LOCK 0x80000000 +#define BP_OCOTP_SCS_SPARE 1 +#define BM_OCOTP_SCS_SPARE 0x7FFFFFFE +#define BF_OCOTP_SCS_SPARE(v) \ + (((v) << 1) & BM_OCOTP_SCS_SPARE) +#define BM_OCOTP_SCS_HAB_JDE 0x00000001 + +#define HW_OCOTP_CRC_ADDR (0x00000070) + +#define BP_OCOTP_CRC_ADDR_RSVD0 19 +#define BM_OCOTP_CRC_ADDR_RSVD0 0xFFF80000 +#define BF_OCOTP_CRC_ADDR_RSVD0(v) \ + (((v) << 19) & BM_OCOTP_CRC_ADDR_RSVD0) +#define BP_OCOTP_CRC_ADDR_CRC_ADDR 16 +#define BM_OCOTP_CRC_ADDR_CRC_ADDR 0x00070000 +#define BF_OCOTP_CRC_ADDR_CRC_ADDR(v) \ + (((v) << 16) & BM_OCOTP_CRC_ADDR_CRC_ADDR) +#define BP_OCOTP_CRC_ADDR_DATA_END_ADDR 8 +#define BM_OCOTP_CRC_ADDR_DATA_END_ADDR 0x0000FF00 +#define BF_OCOTP_CRC_ADDR_DATA_END_ADDR(v) \ + (((v) << 8) & BM_OCOTP_CRC_ADDR_DATA_END_ADDR) +#define BP_OCOTP_CRC_ADDR_DATA_START_ADDR 0 +#define BM_OCOTP_CRC_ADDR_DATA_START_ADDR 0x000000FF +#define BF_OCOTP_CRC_ADDR_DATA_START_ADDR(v) \ + (((v) << 0) & BM_OCOTP_CRC_ADDR_DATA_START_ADDR) + +#define HW_OCOTP_CRC_VALUE (0x00000080) + +#define BP_OCOTP_CRC_VALUE_DATA 0 +#define BM_OCOTP_CRC_VALUE_DATA 0xFFFFFFFF +#define BF_OCOTP_CRC_VALUE_DATA(v) (v) + +#define HW_OCOTP_VERSION (0x00000090) + +#define BP_OCOTP_VERSION_MAJOR 24 +#define BM_OCOTP_VERSION_MAJOR 0xFF000000 +#define BF_OCOTP_VERSION_MAJOR(v) \ + (((v) << 24) & BM_OCOTP_VERSION_MAJOR) +#define BP_OCOTP_VERSION_MINOR 16 +#define BM_OCOTP_VERSION_MINOR 0x00FF0000 +#define BF_OCOTP_VERSION_MINOR(v) \ + (((v) << 16) & BM_OCOTP_VERSION_MINOR) +#define BP_OCOTP_VERSION_STEP 0 +#define BM_OCOTP_VERSION_STEP 0x0000FFFF +#define BF_OCOTP_VERSION_STEP(v) \ + (((v) << 0) & BM_OCOTP_VERSION_STEP) + +#define HW_OCOTP_LOCK (0x00000400) + +#define BP_OCOTP_LOCK_UNALLOCATED 30 +#define BM_OCOTP_LOCK_UNALLOCATED 0xC0000000 +#define BF_OCOTP_LOCK_UNALLOCATED(v) \ + (((v) << 30) & BM_OCOTP_LOCK_UNALLOCATED) +#define BP_OCOTP_LOCK_CRC_GP_HI_LOCK 28 +#define BM_OCOTP_LOCK_CRC_GP_HI_LOCK 0x30000000 +#define BF_OCOTP_LOCK_CRC_GP_HI_LOCK(v) \ + (((v) << 28) & BM_OCOTP_LOCK_CRC_GP_HI_LOCK) +#define BP_OCOTP_LOCK_CRC_GP_LO_LOCK 26 +#define BM_OCOTP_LOCK_CRC_GP_LO_LOCK 0x0C000000 +#define BF_OCOTP_LOCK_CRC_GP_LO_LOCK(v) \ + (((v) << 26) & BM_OCOTP_LOCK_CRC_GP_LO_LOCK) +#define BM_OCOTP_LOCK_PIN 0x02000000 +#define BM_OCOTP_LOCK_RSVD2 0x01000000 +#define BM_OCOTP_LOCK_DTCP_DEV_CERT 0x00800000 +#define BM_OCOTP_LOCK_MISC_CONF 0x00400000 +#define BM_OCOTP_LOCK_HDCP_KEYS 0x00200000 +#define BM_OCOTP_LOCK_HDCP_KSV 0x00100000 +#define BP_OCOTP_LOCK_ANALOG 18 +#define BM_OCOTP_LOCK_ANALOG 0x000C0000 +#define BF_OCOTP_LOCK_ANALOG(v) \ + (((v) << 18) & BM_OCOTP_LOCK_ANALOG) +#define BM_OCOTP_LOCK_OTPMK 0x00020000 +#define BM_OCOTP_LOCK_DTCP_KEY 0x00010000 +#define BM_OCOTP_LOCK_RSVD1 0x00008000 +#define BM_OCOTP_LOCK_SRK 0x00004000 +#define BP_OCOTP_LOCK_GP2 12 +#define BM_OCOTP_LOCK_GP2 0x00003000 +#define BF_OCOTP_LOCK_GP2(v) \ + (((v) << 12) & BM_OCOTP_LOCK_GP2) +#define BP_OCOTP_LOCK_GP1 10 +#define BM_OCOTP_LOCK_GP1 0x00000C00 +#define BF_OCOTP_LOCK_GP1(v) \ + (((v) << 10) & BM_OCOTP_LOCK_GP1) +#define BP_OCOTP_LOCK_MAC_ADDR 8 +#define BM_OCOTP_LOCK_MAC_ADDR 0x00000300 +#define BF_OCOTP_LOCK_MAC_ADDR(v) \ + (((v) << 8) & BM_OCOTP_LOCK_MAC_ADDR) +#define BM_OCOTP_LOCK_RSVD0 0x00000080 +#define BM_OCOTP_LOCK_SJC_RESP 0x00000040 +#define BP_OCOTP_LOCK_MEM_TRIM 4 +#define BM_OCOTP_LOCK_MEM_TRIM 0x00000030 +#define BF_OCOTP_LOCK_MEM_TRIM(v) \ + (((v) << 4) & BM_OCOTP_LOCK_MEM_TRIM) +#define BP_OCOTP_LOCK_BOOT_CFG 2 +#define BM_OCOTP_LOCK_BOOT_CFG 0x0000000C +#define BF_OCOTP_LOCK_BOOT_CFG(v) \ + (((v) << 2) & BM_OCOTP_LOCK_BOOT_CFG) +#define BP_OCOTP_LOCK_TESTER 0 +#define BM_OCOTP_LOCK_TESTER 0x00000003 +#define BF_OCOTP_LOCK_TESTER(v) \ + (((v) << 0) & BM_OCOTP_LOCK_TESTER) + +/* + * multi-register-define name HW_OCOTP_CFGn + * base 0x00000410 + * count 7 + * offset 0x10 + */ +#define HW_OCOTP_CFGn(n) (0x00000410 + (n) * 0x10) +#define BP_OCOTP_CFGn_BITS 0 +#define BM_OCOTP_CFGn_BITS 0xFFFFFFFF +#define BF_OCOTP_CFGn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_MEMn + * base 0x00000480 + * count 5 + * offset 0x10 + */ +#define HW_OCOTP_MEMn(n) (0x00000480 + (n) * 0x10) +#define BP_OCOTP_MEMn_BITS 0 +#define BM_OCOTP_MEMn_BITS 0xFFFFFFFF +#define BF_OCOTP_MEMn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_ANAn + * base 0x000004D0 + * count 3 + * offset 0x10 + */ +#define HW_OCOTP_ANAn(n) (0x000004d0 + (n) * 0x10) +#define BP_OCOTP_ANAn_BITS 0 +#define BM_OCOTP_ANAn_BITS 0xFFFFFFFF +#define BF_OCOTP_ANAn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_OTPMKn + * base 0x00000500 + * count 8 + * offset 0x10 + */ +#define HW_OCOTP_OTPMKn(n) (0x00000500 + (n) * 0x10) +#define BP_OCOTP_OTPMKn_BITS 0 +#define BM_OCOTP_OTPMKn_BITS 0xFFFFFFFF +#define BF_OCOTP_OTPMKn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_SRKn + * base 0x00000580 + * count 8 + * offset 0x10 + */ +#define HW_OCOTP_SRKn(n) (0x00000580 + (n) * 0x10) +#define BP_OCOTP_SRKn_BITS 0 +#define BM_OCOTP_SRKn_BITS 0xFFFFFFFF +#define BF_OCOTP_SRKn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_SJC_RESPn + * base 0x00000600 + * count 2 + * offset 0x10 + */ +#define HW_OCOTP_SJC_RESPn(n) (0x00000600 + (n) * 0x10) +#define BP_OCOTP_SJC_RESPn_BITS 0 +#define BM_OCOTP_SJC_RESPn_BITS 0xFFFFFFFF +#define BF_OCOTP_SJC_RESPn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_MACn + * base 0x00000620 + * count 2 + * offset 0x10 + */ +#define HW_OCOTP_MACn(n) (0x00000620 + (n) * 0x10) +#define BP_OCOTP_MACn_BITS 0 +#define BM_OCOTP_MACn_BITS 0xFFFFFFFF +#define BF_OCOTP_MACn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_HDCP_KSVn + * base 0x00000640 + * count 2 + * offset 0x10 + */ +#define HW_OCOTP_HDCP_KSVn(n) (0x00000640 + (n) * 0x10) +#define BP_OCOTP_HDCP_KSVn_BITS 0 +#define BM_OCOTP_HDCP_KSVn_BITS 0xFFFFFFFF +#define BF_OCOTP_HDCP_KSVn_BITS(v) (v) + +#define HW_OCOTP_GP1 (0x00000660) + +#define BP_OCOTP_GP1_BITS 0 +#define BM_OCOTP_GP1_BITS 0xFFFFFFFF +#define BF_OCOTP_GP1_BITS(v) (v) + +#define HW_OCOTP_GP2 (0x00000670) + +#define BP_OCOTP_GP2_BITS 0 +#define BM_OCOTP_GP2_BITS 0xFFFFFFFF +#define BF_OCOTP_GP2_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_DTCP_KEYn + * base 0x00000680 + * count 5 + * offset 0x10 + */ +#define HW_OCOTP_DTCP_KEYn(n) (0x00000680 + (n) * 0x10) +#define BP_OCOTP_DTCP_KEYn_BITS 0 +#define BM_OCOTP_DTCP_KEYn_BITS 0xFFFFFFFF +#define BF_OCOTP_DTCP_KEYn_BITS(v) (v) + +#define HW_OCOTP_MISC_CONF (0x000006d0) + +#define BP_OCOTP_MISC_CONF_BITS 0 +#define BM_OCOTP_MISC_CONF_BITS 0xFFFFFFFF +#define BF_OCOTP_MISC_CONF_BITS(v) (v) + +#define HW_OCOTP_FIELD_RETURN (0x000006e0) + +#define BP_OCOTP_FIELD_RETURN_BITS 0 +#define BM_OCOTP_FIELD_RETURN_BITS 0xFFFFFFFF +#define BF_OCOTP_FIELD_RETURN_BITS(v) (v) + +#define HW_OCOTP_SRK_REVOKE (0x000006f0) + +#define BP_OCOTP_SRK_REVOKE_BITS 0 +#define BM_OCOTP_SRK_REVOKE_BITS 0xFFFFFFFF +#define BF_OCOTP_SRK_REVOKE_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_HDCP_KEYn + * base 0x00000800 + * count 72 + * offset 0x10 + */ +#define HW_OCOTP_HDCP_KEYn(n) (0x00000800 + (n) * 0x10) +#define BP_OCOTP_HDCP_KEYn_BITS 0 +#define BM_OCOTP_HDCP_KEYn_BITS 0xFFFFFFFF +#define BF_OCOTP_HDCP_KEYn_BITS(v) (v) + +/* + * multi-register-define name HW_OCOTP_CRCn + * base 0x00000D00 + * count 8 + * offset 0x10 + */ +#define HW_OCOTP_CRCn(n) (0x00000d00 + (n) * 0x10) +#define BP_OCOTP_CRCn_BITS 0 +#define BM_OCOTP_CRCn_BITS 0xFFFFFFFF +#define BF_OCOTP_CRCn_BITS(v) (v) +#endif /* __ARCH_ARM___OCOTP_H */ diff --git a/include/linux/fsl_devices.h b/include/linux/fsl_devices.h index fffdf00f87b..7607808fb43 100644 --- a/include/linux/fsl_devices.h +++ b/include/linux/fsl_devices.h @@ -103,6 +103,15 @@ struct fsl_usb2_platform_data { #define FLS_USB2_WORKAROUND_ENGCM09152 (1 << 0) +struct mxc_otp_platform_data { + char **fuse_name; + char *regulator_name; + char *clock_name; + unsigned int min_volt; + unsigned int max_volt; + unsigned int fuse_num; +}; + struct spi_device; struct fsl_spi_platform_data { |