index
:
u-boot-linaro-stable.git
2012.02
2012.05
2012.05-1
2012.05-2
2012.05-3
2012.05-4
2012.05-5
2012.05-6
2012.08-1
2012.08-2
2012.09-1
Linaro-u-boot-2011.07
Linaro-u-boot-2011.07.1
Linaro-u-boot-2011.08
Linaro-u-boot-2011.09
Linaro-u-boot-2011.10
Linaro-u-boot-2011.11
Linaro-u-boot-2011.12
Linaro-u-boot-2012.04
Linaro-u-boot-2012.04.2
lost-arm-commits
master
oldmaster-2011.08.2plus
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu
/
mpc8xxx
Age
Commit message (
Expand
)
Author
2009-02-16
fsl-ddr: Allow system to boot if we have more than 4G of memory
Kumar Gala
2009-02-16
fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controller
Kumar Gala
2009-01-23
fsl-ddr: use the 1T timing as default configuration
Dave Liu
2009-01-23
fsl-ddr: make the self refresh idle threshold configurable
Dave Liu
2009-01-23
fsl-ddr: clean up the ddr code for DDR3 controller
Dave Liu
2009-01-23
fsl-ddr: update the bit mask for DDR3 controller
Dave Liu
2008-12-03
fsl ddr skip interleaving if not supported.
Ed Swarthout
2008-10-18
Add debug information for DDR controller registers
Haiying Wang
2008-10-18
Check DDR interleaving mode
Haiying Wang
2008-10-18
Pass dimm parameters to populate populate controller options
Haiying Wang
2008-10-18
Make DDR interleaving mode work correctly
Haiying Wang
2008-10-18
rename CFG_ macros to CONFIG_SYS
Jean-Christophe PLAGNIOL-VILLARD
2008-09-13
Coding style cleanup, update CHANGELOG
Wolfgang Denk
2008-09-07
Fix compiler warning in mpc8xxx ddr code
Kumar Gala
2008-08-27
FSL DDR: Add DDR2 DIMM paramter support
Kumar Gala
2008-08-27
FSL DDR: Add DDR1 DIMM paramter support
Kumar Gala
2008-08-27
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
Kumar Gala