path: root/nand_spl
diff options
authorStefan Roese <sr@denx.de>2010-09-11 09:31:43 +0200
committerStefan Roese <sr@denx.de>2010-09-23 09:02:05 +0200
commit5e7abce99163a00b8d267cc8045f06b498728288 (patch)
tree33da20a6f8524f7a8929cc4f8c003708a5f0a6e8 /nand_spl
parent098877628888f28f321b8a61a9b0b982a969e415 (diff)
ppc4xx: Big header cleanup, mostly PPC440 related
This patch starts a bit PPC4xx header cleanup. First patch mostly touches PPC440 files. A later patch will touch the PPC405 files as well. This cleanup is done by creating header files for all SoC versions and moving the SoC specific defines into these special headers. This way the common header ppc405.h and ppc440.h can be cleaned up finally. Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'nand_spl')
1 files changed, 1 insertions, 1 deletions
diff --git a/nand_spl/board/amcc/canyonlands/ddr2_fixed.c b/nand_spl/board/amcc/canyonlands/ddr2_fixed.c
index 9440c1ecb..f71ecfb93 100644
--- a/nand_spl/board/amcc/canyonlands/ddr2_fixed.c
+++ b/nand_spl/board/amcc/canyonlands/ddr2_fixed.c
@@ -57,7 +57,7 @@ static void ddr_init_common(void)
* Reset the DDR-SDRAM controller.
- mtsdr(SDR0_SRST, (0x80000000 >> 10));
+ mtsdr(SDR0_SRST, SDR0_SRST0_DMC);
mtsdr(SDR0_SRST, 0x00000000);