diff options
| author | wdenk <wdenk> | 2004-06-07 23:46:25 +0000 |
|---|---|---|
| committer | wdenk <wdenk> | 2004-06-07 23:46:25 +0000 |
| commit | 79fa88f3ede051ca860667d5397e6cdc7e74a6d0 (patch) | |
| tree | a720e281e25d5846b9c05cb65e58e7e589591b70 /include/configs/NETPHONE.h | |
| parent | cea655a224456d043192156fb2d44a0896194adc (diff) | |
Patch by Pantelis Antoniou, 5 May 2004:
- Intracom board update.
- Add Codec POST.
Diffstat (limited to 'include/configs/NETPHONE.h')
| -rw-r--r-- | include/configs/NETPHONE.h | 21 |
1 files changed, 15 insertions, 6 deletions
diff --git a/include/configs/NETPHONE.h b/include/configs/NETPHONE.h index 9dadaa836..bf4c89959 100644 --- a/include/configs/NETPHONE.h +++ b/include/configs/NETPHONE.h @@ -49,8 +49,8 @@ /* #define CONFIG_XIN 10000000 */ #define CONFIG_XIN 50000000 -#define MPC8XX_HZ 120000000 -/* #define MPC8XX_HZ 66666666 */ +/* #define MPC8XX_HZ 120000000 */ +#define MPC8XX_HZ 66666666 #define CONFIG_8xx_GCLK_FREQ MPC8XX_HZ @@ -67,8 +67,8 @@ #undef CONFIG_BOOTARGS #define CONFIG_BOOTCOMMAND \ "tftpboot; " \ - "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \ - "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \ + "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \ + "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off;" \ "bootm" #define CONFIG_AUTOSCRIPT @@ -336,16 +336,18 @@ *----------------------------------------------------------------------- * Set clock output, timebase and RTC source and divider, * power management and some other internal clocks + * + * Note: When TBS == 0 the timebase is independent of current cpu clock. */ #define SCCR_MASK SCCR_EBDF11 #if MPC8XX_HZ > 66666666 -#define CFG_SCCR (SCCR_TBS | \ +#define CFG_SCCR (/* SCCR_TBS | */ SCCR_CRQEN | \ SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ SCCR_DFALCD00 | SCCR_EBDF01) #else -#define CFG_SCCR (SCCR_TBS | \ +#define CFG_SCCR (/* SCCR_TBS | */ SCCR_CRQEN | \ SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \ SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \ SCCR_DFALCD00) @@ -491,6 +493,8 @@ /* NAND */ #define CFG_NAND_BASE NAND_BASE #define CONFIG_MTD_NAND_ECC_JFFS2 +#define CONFIG_MTD_NAND_VERIFY_WRITE +#define CONFIG_MTD_NAND_UNSAFE #define CFG_MAX_NAND_DEVICE 1 @@ -571,6 +575,11 @@ /*****************************************************************************/ +#define CFG_DIRECT_FLASH_TFTP +#define CFG_DIRECT_NAND_TFTP + +/*****************************************************************************/ + #if CONFIG_NETPHONE_VERSION == 1 #define STATUS_LED_BIT 0x00000008 /* bit 28 */ #elif CONFIG_NETPHONE_VERSION == 2 |