diff options
| author | wdenk <wdenk> | 2003-04-20 14:04:18 +0000 |
|---|---|---|
| committer | wdenk <wdenk> | 2003-04-20 14:04:18 +0000 |
| commit | d791b1dc3e64a6a6317293245d884589bc5c6277 (patch) | |
| tree | 32f7bfaa5f3112cae01cf78252b1f3c66fcc4354 /board/incaip | |
| parent | 4a6fd34b267dbf4a72080ab9a085bb45c63660fb (diff) | |
* Make sure Block Lock Bits get cleared in R360MPI flash driver
* MPC823 LCD driver: Fill color map backwards, to allow for steady
display when Linux takes over
* Patch by Erwin Rol, 27 Feb 2003:
Add support for RTEMS (this time for real).
* Add support for "bmp info" and "bmp display" commands to load
bitmap images; this can be used (for example in a "preboot"
command) to display a splash screen very quickly after poweron.
* Add support for 133 MHz clock on INCA-IP board
Diffstat (limited to 'board/incaip')
| -rw-r--r-- | board/incaip/memsetup.S | 26 |
1 files changed, 16 insertions, 10 deletions
diff --git a/board/incaip/memsetup.S b/board/incaip/memsetup.S index 0d4de5ad5..f1afb5c18 100644 --- a/board/incaip/memsetup.S +++ b/board/incaip/memsetup.S @@ -49,13 +49,11 @@ #define MC_LATENCY(value) 0x1038(value) #define MC_TREFRESH(value) 0x1040(value) -#if CPU_CLOCK_RATE==150000000 /* 150 MHz clock for the MIPS core */ #define CGU_MODUL_BASE 0xBF107000 #define CGU_PLL1CR(value) 0x0008(value) #define CGU_DIVCR(value) 0x0010(value) #define CGU_MUXCR(value) 0x0014(value) #define CGU_PLL1SR(value) 0x000C(value) -#endif .globl memsetup memsetup: @@ -67,12 +65,12 @@ memsetup: li t1, 0xA0000041 sw t1, EBU_ADDSEL0(t0) -#if CPU_CLOCK_RATE==150000000 /* 150 MHz clock for the MIPS core */ - li t1, 0xA841417E - sw t1, EBU_BUSCON0(t0) /* value set up by magic flash word */ +#if CPU_CLOCK_RATE==100000000 /* 100 MHz clock for the MIPS core */ + lw t1, EBU_BUSCON0(t0) /* value set up by magic flash word */ sw t1, EBU_BUSCON2(t0) -#else /* 100 MHz */ - lw t1, EBU_BUSCON0(t0) /* value set up by magic flash word */ +#else /* 150 MHz or 133 MHz */ + li t1, 0x8841417E + sw t1, EBU_BUSCON0(t0) sw t1, EBU_BUSCON2(t0) #endif @@ -85,10 +83,10 @@ memsetup: li t1, 0xBE0000F1 sw t1, EBU_ADDSEL1(t0) -#if CPU_CLOCK_RATE==150000000 /* 150 MHz clock for the MIPS core */ - li t1, 0x684143FD -#else /* 100 MHz */ +#if CPU_CLOCK_RATE==100000000 /* 100 MHz clock for the MIPS core */ li t1, 0x684142BD +#else /* 150 MHz or 133 MHz */ + li t1, 0x684143FD #endif sw t1, EBU_BUSCON1(t0) @@ -105,6 +103,14 @@ b1: beq t1, zero, b1 li t1, 0x80000001 sw t1, CGU_MUXCR(t0) +#elif CPU_CLOCK_RATE==133000000 /* 133 MHz clock for the MIPS core */ + li t0, CGU_MODUL_BASE + li t1, 0x80000054 + sw t1, CGU_DIVCR(t0) + li t1, 0x80000000 + sw t1, CGU_MUXCR(t0) + li t1, 0x800B0001 + sw t1, CGU_PLL1CR(t0) #endif /* SDRAM Initialization. |