summaryrefslogtreecommitdiff
path: root/SITE2/HBI0247C/AN307/a307r0p0.txt
blob: 356838e03150d0f4395faff5c553a4c67f68f01d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
BOARD: HBI0247
TITLE: AN307

[FPGAS]
TOTALFPGAS: 1                   ;Total Number of FPGAS (Max:8)
F0FILE: a307r0p0.bit            ;FPGA0 Filename
;F0MODE: FPGA_STREAM             ;FPGA0 Programming Mode
F0MODE: FPGA                    ;FPGA0 Programming Mode

[VOLTAGES]
TOTALVOLTAGES: 1                ;Total Number of VOLTAGES to set (Max:4)
VOLT0: 1.8                      ;VIO_UP maximum voltage (0.8 to 2.5)

[OSCCLKS]
TOTALOSCCLKS: 7                 ;Total Number of OSCCLKS (Max:8)
OSC0:  80.0                     ;OSC0 Frequency in MHz (ACLK, MCLK, MCLK_90)
OSC1:  23.75                    ;OSC1 Frequency in MHz (CLCD)
OSC2:  24.0                     ;OSC2 Frequency in MHz (for 1Hz clk)
OSC3:  30.0                     ;OSC3 Frequency in MHz (ExtS ACLK)
OSC4:  50.0                     ;OSC4 Frequency in MHz (SMB)
OSC5:  70.0                     ;OSC5 Frequency in MHz (Not used)
OSC6: 100.0                     ;OSC6 Frequency in MHz (DDR) must be 100.0 or 200.0

[SCC REGISTERS]
TOTALSCCS: 2                    ;Total Number of SCC registers defined
SCC: 0x000 0x01234567           ;SCC gereral read/write regsiter address/value
SCC: 0x004 0x89ABCDEF           ;SCC gereral read/write register address/value