summaryrefslogtreecommitdiff
path: root/SITE2/HBI0247C/AN307/a307r2p0.txt
diff options
context:
space:
mode:
Diffstat (limited to 'SITE2/HBI0247C/AN307/a307r2p0.txt')
-rw-r--r--SITE2/HBI0247C/AN307/a307r2p0.txt26
1 files changed, 26 insertions, 0 deletions
diff --git a/SITE2/HBI0247C/AN307/a307r2p0.txt b/SITE2/HBI0247C/AN307/a307r2p0.txt
new file mode 100644
index 0000000..2491e34
--- /dev/null
+++ b/SITE2/HBI0247C/AN307/a307r2p0.txt
@@ -0,0 +1,26 @@
+BOARD: HBI0247
+TITLE: AN307
+
+[FPGAS]
+TOTALFPGAS: 1 ;Total Number of FPGAS (Max:8)
+F0FILE: a307r2p0.bit ;FPGA0 Filename
+F0MODE: FPGA ;FPGA0 Programming Mode
+
+[VOLTAGES]
+TOTALVOLTAGES: 1 ;Total Number of VOLTAGES to set (Max:4)
+VOLT0: 1.8 ;VIO_UP maximum voltage (0.8 to 2.5)
+
+[OSCCLKS]
+TOTALOSCCLKS: 7 ;Total Number of OSCCLKS (Max:8)
+OSC0: 80.0 ;OSC0 Frequency in MHz (ACLK)
+OSC1: 23.75 ;OSC1 Frequency in MHz (CLCD)
+OSC2: 100.0 ;OSC2 Frequency in MHz (DDR SYS CLK)
+OSC3: 30.0 ;OSC3 Frequency in MHz (Not used)
+OSC4: 40.0 ;OSC4 Frequency in MHz (SMB)
+OSC5: 70.0 ;OSC5 Frequency in MHz (Not used)
+OSC6: 200.0 ;OSC6 Frequency in MHz (DDR REF CLK) must be 100.0 or 150.0 or 200.0
+
+[SCC REGISTERS]
+TOTALSCCS: 2 ;Total Number of SCC registers defined
+SCC: 0x000 0x01234567 ;SCC gereral read/write regsiter address/value
+SCC: 0x004 0x89ABCDEF ;SCC gereral read/write register address/value