summaryrefslogtreecommitdiff
path: root/SITE2/HBI0217B/AN305
diff options
context:
space:
mode:
Diffstat (limited to 'SITE2/HBI0217B/AN305')
-rw-r--r--SITE2/HBI0217B/AN305/f550r0p0.bitbin0 -> 18011652 bytes
-rw-r--r--SITE2/HBI0217B/AN305/f550r0p0.txt22
-rw-r--r--SITE2/HBI0217B/AN305/f760r0p0.bitbin0 -> 23102986 bytes
-rw-r--r--SITE2/HBI0217B/AN305/f760r0p0.txt16
4 files changed, 38 insertions, 0 deletions
diff --git a/SITE2/HBI0217B/AN305/f550r0p0.bit b/SITE2/HBI0217B/AN305/f550r0p0.bit
new file mode 100644
index 0000000..4616389
--- /dev/null
+++ b/SITE2/HBI0217B/AN305/f550r0p0.bit
Binary files differ
diff --git a/SITE2/HBI0217B/AN305/f550r0p0.txt b/SITE2/HBI0217B/AN305/f550r0p0.txt
new file mode 100644
index 0000000..5048ca4
--- /dev/null
+++ b/SITE2/HBI0217B/AN305/f550r0p0.txt
@@ -0,0 +1,22 @@
+BOARD: HBI0217
+TITLE: AN305
+
+[FPGAS]
+TOTALFPGAS: 1 ;Total Number of FPGAS (Max:8)
+F0FILE: f550r0p0.bit ;FPGA0 Filename
+F0MODE: FPGA_PCM ;FPGA0 Programming Mode
+
+[OSCCLKS]
+TOTALOSCCLKS: 6 ;Total Number of OSCCLKS (Max:8)
+OSC0: 80 ;OSC1 Frequency in MHz (550T ACLK)
+OSC1: 120 ;OSC2 Frequency in MHz (550T MCLK REF)
+OSC2: 23.75 ;OSC3 Frequency in MHz (550T CLCD)
+OSC3: 40 ;OSC4 Frequency in MHz (760 ACLK_LINK & ACLK(ACLK_LINKx2))
+OSC4: 33 ;OSC5 Frequency in MHz
+OSC5: 24 ;OSC6 Not used
+
+
+[SCC REGISTERS]
+TOTALSCCS: 2 ;Total Number of SCC registers defined
+SCC: 0x000 0x01234567 ;SCC gereral read/write regsiter address/value
+SCC: 0x004 0x89ABCDEF ;SCC gereral read/write register address/value
diff --git a/SITE2/HBI0217B/AN305/f760r0p0.bit b/SITE2/HBI0217B/AN305/f760r0p0.bit
new file mode 100644
index 0000000..f731593
--- /dev/null
+++ b/SITE2/HBI0217B/AN305/f760r0p0.bit
Binary files differ
diff --git a/SITE2/HBI0217B/AN305/f760r0p0.txt b/SITE2/HBI0217B/AN305/f760r0p0.txt
new file mode 100644
index 0000000..6375264
--- /dev/null
+++ b/SITE2/HBI0217B/AN305/f760r0p0.txt
@@ -0,0 +1,16 @@
+BOARD: HBI0217
+TITLE: AN305
+
+[FPGAS]
+TOTALFPGAS: 1 ;Total Number of FPGAS (Max:8)
+F0FILE: f760r0p0.bit ;FPGA0 Filename
+F0MODE: FPGA_PCM ;FPGA0 Programming Mode
+
+[VOLTAGES]
+TOTALVOLTAGES: 1 ;Total Number of VOLTAGES to set (Max:4)
+VOLT0: 1.8 ;VIO_UP maximum voltage (0.8 to 2.5)
+
+[SCC REGISTERS]
+TOTALSCCS: 2 ;Total Number of SCC registers defined
+SCC: 0x000 0x01234567 ;SCC gereral read/write regsiter address/value
+SCC: 0x004 0x89ABCDEF ;SCC gereral read/write register address/value