summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRyan Harkin <ryan.harkin@linaro.org>2015-12-02 13:52:37 +0000
committerRyan Harkin <ryan.harkin@linaro.org>2015-12-03 11:02:12 +0000
commit901f81977c3b367a2e0bf3d6444be302822d97a3 (patch)
tree0cea6daf47c240ebdc3f9b114c687978877112ef
parent3d94686a710c27be9ecf1b4cb99b45db40650d3b (diff)
Add 15.12-rc2 firmware from ARM
Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org>
-rwxr-xr-xMB/HBI0262B/board.txt2
-rwxr-xr-xMB/HBI0262B/mbb_v134.ebfbin209668 -> 0 bytes
-rwxr-xr-xMB/HBI0262B/mbb_v139.ebfbin0 -> 209860 bytes
-rwxr-xr-xMB/HBI0262C/board.txt2
-rwxr-xr-xMB/HBI0262C/mbb_v134.ebfbin209668 -> 0 bytes
-rwxr-xr-xMB/HBI0262C/mbb_v139.ebfbin0 -> 209860 bytes
-rwxr-xr-xMB/HBI0262D/board.txt26
-rwxr-xr-xMB/HBI0262D/io_b118.bitbin0 -> 1484510 bytes
-rwxr-xr-xMB/HBI0262D/mbb_v139.ebfbin0 -> 209860 bytes
-rwxr-xr-xMB/HBI0262D/pms_v105.binbin0 -> 1736 bytes
-rwxr-xr-xMB/HBI0262D/tapid.arm97
-rwxr-xr-xSITE1/HBI0262D/board.txt24
-rwxr-xr-xSITE1/HBI0262D/images.txt56
-rw-r--r--SOFTWARE/bl0.binbin4116 -> 4172 bytes
-rw-r--r--[-rwxr-xr-x]SOFTWARE/bl1.binbin67848 -> 67848 bytes
-rw-r--r--SOFTWARE/bl30.binbin55204 -> 55204 bytes
-rw-r--r--SOFTWARE/bl33-uboot.binbin228768 -> 226648 bytes
-rw-r--r--SOFTWARE/bl33-uefi.binbin983040 -> 983040 bytes
-rw-r--r--SOFTWARE/fip-uboot.binbin399430 -> 397310 bytes
-rw-r--r--SOFTWARE/fip.binbin1153702 -> 397310 bytes
20 files changed, 205 insertions, 2 deletions
diff --git a/MB/HBI0262B/board.txt b/MB/HBI0262B/board.txt
index 23e33fe..9a20a4c 100755
--- a/MB/HBI0262B/board.txt
+++ b/MB/HBI0262B/board.txt
@@ -2,7 +2,7 @@ BOARD: HBI0262
TITLE: MotherBoard Configuration File
[MCCS]
-MBBIOS: mbb_v134.ebf ;MB BIOS IMAGE
+MBBIOS: mbb_v139.ebf ;MB BIOS IMAGE
[FPGAS]
MBIOFPGA: io_b118.bit ;MB IOFPGA
diff --git a/MB/HBI0262B/mbb_v134.ebf b/MB/HBI0262B/mbb_v134.ebf
deleted file mode 100755
index b9d8105..0000000
--- a/MB/HBI0262B/mbb_v134.ebf
+++ /dev/null
Binary files differ
diff --git a/MB/HBI0262B/mbb_v139.ebf b/MB/HBI0262B/mbb_v139.ebf
new file mode 100755
index 0000000..6a78855
--- /dev/null
+++ b/MB/HBI0262B/mbb_v139.ebf
Binary files differ
diff --git a/MB/HBI0262C/board.txt b/MB/HBI0262C/board.txt
index 24bcdc0..83d2efe 100755
--- a/MB/HBI0262C/board.txt
+++ b/MB/HBI0262C/board.txt
@@ -2,7 +2,7 @@ BOARD: HBI0262
TITLE: MotherBoard Configuration File
[MCCS]
-MBBIOS: mbb_v134.ebf ;MB BIOS IMAGE
+MBBIOS: mbb_v139.ebf ;MB BIOS IMAGE
[FPGAS]
MBIOFPGA: io_b118.bit ;MB IOFPGA
diff --git a/MB/HBI0262C/mbb_v134.ebf b/MB/HBI0262C/mbb_v134.ebf
deleted file mode 100755
index b9d8105..0000000
--- a/MB/HBI0262C/mbb_v134.ebf
+++ /dev/null
Binary files differ
diff --git a/MB/HBI0262C/mbb_v139.ebf b/MB/HBI0262C/mbb_v139.ebf
new file mode 100755
index 0000000..6a78855
--- /dev/null
+++ b/MB/HBI0262C/mbb_v139.ebf
Binary files differ
diff --git a/MB/HBI0262D/board.txt b/MB/HBI0262D/board.txt
new file mode 100755
index 0000000..1893b48
--- /dev/null
+++ b/MB/HBI0262D/board.txt
@@ -0,0 +1,26 @@
+BOARD: HBI0262
+TITLE: MotherBoard Configuration File
+
+[MCCS]
+MBBIOS: mbb_v139.ebf ;MB BIOS IMAGE
+
+[FPGAS]
+MBIOFPGA: io_b118.bit ;MB IOFPGA
+
+[PMIC]
+MBPMIC: pms_v105.bin ;MB PMIC
+
+[OSCCLKS]
+TOTALOSCCLKS: 11
+OSC0: 50.0 ;OSC0 Juno SYSREFCLK (System clock)
+OSC1: 50.0 ;OSC1 Juno AONREFCLK (Always On)
+OSC2: 50.0 ;OSC2 Juno PXLREFCLK (HS pixel clock)
+OSC3: 47.5 ;OSC3 Juno PXCLKIN (LS pixel clock)
+OSC4: 2.11 ;OSC4 Juno I2SCLK (Audio)
+OSC5: 50.0 ;OSC5 Juno SMCMCLK (Static memory)
+OSC6: 50.0 ;OSC6 Juno CA53 REF_CLK (RSVD)
+OSC7: 50.0 ;OSC7 Juno CA72 REF_CLK (RSVD)
+OSC8: 50.0 ;OSC8 Juno GPU REF_CLK (RSVD)
+OSC9: 30.0 ;OSC9 IOFPGA BOOT (RSVD)
+OSC10: 24.0 ;OSC10 IOFPGA UART (RSVD)
+OSC11: 7.37 ;OSC11 Juno UARTCLK (UART clock)
diff --git a/MB/HBI0262D/io_b118.bit b/MB/HBI0262D/io_b118.bit
new file mode 100755
index 0000000..669dd13
--- /dev/null
+++ b/MB/HBI0262D/io_b118.bit
Binary files differ
diff --git a/MB/HBI0262D/mbb_v139.ebf b/MB/HBI0262D/mbb_v139.ebf
new file mode 100755
index 0000000..6a78855
--- /dev/null
+++ b/MB/HBI0262D/mbb_v139.ebf
Binary files differ
diff --git a/MB/HBI0262D/pms_v105.bin b/MB/HBI0262D/pms_v105.bin
new file mode 100755
index 0000000..fdb6bbd
--- /dev/null
+++ b/MB/HBI0262D/pms_v105.bin
Binary files differ
diff --git a/MB/HBI0262D/tapid.arm b/MB/HBI0262D/tapid.arm
new file mode 100755
index 0000000..2d94325
--- /dev/null
+++ b/MB/HBI0262D/tapid.arm
@@ -0,0 +1,97 @@
+# ARM TAP controller IR register lengths file
+#
+# Copyright (C) 2008 ARM Limited. All rights reserved.
+#
+# This file contains a definition of the devices names, ID codes, ID code mask
+# and IR lengths for devices used on ARM boards. This file is read by the
+# progcards_usb.exe program and used to determine if a device ID is valid and
+# the corresponding IR length. A device that is not recognized will be display
+# as 'UNKOWN' and device details should be added to this file.
+#
+# DEVICE NAME ID CODE ID MASK IR LENGTH
+# ------------- ---------- ---------- ---------
+
+# XILINX PLDs
+
+XC9572 0x09504093 0x0FFFFFFF 8
+XC9536XL 0x29602093 0x0FFFFFFF 8
+XC9572XL 0x09604093 0x0FFFFFFF 8
+XC95288XL 0x09616093 0x0FFFFFFF 8
+XCR3256XL 0xF494FFFF 0x0FFF8001 4
+XC4036XLA 0x00224093 0x00FFFFFF 3
+XC4062XLA 0x00230093 0x00FFFFFF 3
+XC4085XLA 0x00238093 0x00FFFFFF 3
+XC2C32A 0x06E1C093 0x0FFF0FFF 8
+XC2C64A 0x06E5D093 0x0FFF0FFF 8
+XC2C128 0x06D8A093 0x0FFF0FFF 8
+XC2C256 0x16D4c093 0x0FFF0FFF 8
+XC2C384 0x06D5C093 0x0FFF0FFF 8
+
+# XILINX FPGAs
+
+XCV600 0x10630093 0x00FFFFFF 5
+XCV600E 0x90A30093 0x00FFFFFF 5
+XCV1000 0x40640093 0x0FFFFFFF 5
+XCV2000E 0xF0A50093 0x0FFFFFFF 5
+XC2V2000 0x01038093 0x0FFFFFFF 6
+XC2V6000 0x31060093 0x0FFFFFFF 6
+XC2V8000 0x01070093 0x0FFFFFFF 6
+XC4VLX40 0x316A4093 0x0FFFFFFF 10
+XC4VLX160 0x01718093 0x0FFFFFFF 10
+XC4VLX200 0x01734093 0x0FFFFFFF 10
+XC5VLX50T 0x02A96093 0x0FFFFFFF 10
+XC5VLX110 0x228D6093 0x0FFFFFFF 10
+XC5VLX330 0x2295C093 0x0FFFFFFF 10
+XC2S200E 0x20A1C093 0x0FFFFFFF 5
+XC2S300E 0x90A20093 0x0FFFFFFF 5
+XC3S200A 0x02218093 0x0FFFFFFF 6
+XC3S4000 0x01448093 0x0FFFFFFF 6
+XC6SLX45 0x04008093 0x0FFFFFFF 6
+
+# ARM
+
+ARM7TDMI 0x3F0F0F0F 0xFFFFFFFF 4
+ARM7TDMI-r4 0x40700F0F 0xFFFFFFFF 4
+ARM720T 0x0F0F0F0F 0xFFFFFFFF 4
+ARM920T 0x10920F0F 0xFFFFFFFF 4
+ARM926EJ-S 0x07926F0F 0xFFFFFFFF 4
+ARM940T 0x1F0F0F0F 0xFFFFFFFF 4
+ARM10200 0x00A20F0F 0xFFFFFFFF 4
+ARMFLASH 0x0F0E5F2F 0xFFFFFFFF 5
+ARMDBT 0x00000F0F 0xFFFFFFFF 5
+PWP926EJ-S_BS2 0x0F21FF0F 0xFFFFFFFF 2
+ARM_BS2_ 0x0F203F0F 0xFFFFFFFF 2
+ARM1136J-Sr0_BS2 0x0F21DF0F 0xFFFFFFFF 2
+ARM11MPCore_BS5 0x17536021 0xFFFFFFFF 5
+PXP1176JZF_BS2 0x0F2258EF 0xFFFFFFFF 2
+CORTEXA8 0x0F423477 0xFFFFFFFF 4
+CORTEXA9 0x08226021 0xFFFFFFFF 4
+
+# ALTERA
+
+EPM3032A 0x170320DD 0xFFFFFFFF 10
+EPM7256AE 0x172560DD 0xFFFFFFFF 10
+EPM7512AE 0x175120DD 0xFFFFFFFF 10
+EPM1270 0x020A30DD 0xFFFFFFFF 10
+EP20K1000E 0x090000DD 0xFFFFFFFF 10
+EP2S180F 0x020960DD 0xFFFFFFFF 10
+
+# Misc
+
+ispClock5520 0x00150043 0xFFFFFFFF 8
+ispClock5620 0x00160043 0xFFFFFFFF 8
+ispClock5610V 0x00161043 0xFFFFFFFF 8
+ispClock5610AV 0x00166043 0xFFFFFFFF 8
+ISSP 0x0F0F0F0F 0x0FFFFFFF 5
+Mali200 0x10400477 0xFFFFFFFF 2
+PLX6520 0x3197839B 0xFFFFFFFF 5
+PLX8114 0x21FB239B 0xFFFFFFFF 5
+PLX8518 0x1214639B 0xFFFFFFFF 5
+PLX8518 0x4214639B 0xFFFFFFFF 5
+
+STM32TMC 0x16410041 0x0FFF0FFF 5
+STM32CM3 0x3BA00477 0x0FFFFFFF 4
+IDT89HPES32H8 0x08035067 0xFFFFFFFF 6
+IDT89H16NT16 0x28090067 0xFFFFFFFF 6
+NX5000_BYPASS 0x14951185 0xFFFFFFFF 4
+NX5000_FC1152 0x03387589 0xFFFFFFFF 4
diff --git a/SITE1/HBI0262D/board.txt b/SITE1/HBI0262D/board.txt
new file mode 100755
index 0000000..2654ed8
--- /dev/null
+++ b/SITE1/HBI0262D/board.txt
@@ -0,0 +1,24 @@
+BOARD: HBI0262
+TITLE: V2M-Juno DevChip Configuration File
+
+[SCC REGISTERS]
+TOTALSCCS: 13 ;Total Number of SCC registers
+SCC: 0x054 0x0007FFFE ;Enable non-secure DMA operations
+SCC: 0x05C 0x00FE001E ;Enable default GPU Texture Formats
+SCC: 0x100 0x00271000 ;A72 PLL Register 0 (1000MHz)
+SCC: 0x104 0x00013100 ;A72 PLL Register 1
+SCC: 0x108 0x003F1000 ;A53 PLL Register 0 (800MHz)
+SCC: 0x10C 0x0001F300 ;A53 PLL Register 1
+SCC: 0x118 0x003F1000 ;SYS PLL Register 0 (1600MHz)
+SCC: 0x11C 0x0001F100 ;SYS PLL Register 1
+SCC: 0x0F8 0x0BEC0000 ;BL1 entry point
+SCC: 0x0FC 0xABE40000 ;BL0 entry point
+
+SCC: 0xA14 0x00000000 ;PCLKDBG_CONTROL DIV=1
+
+SCC: 0x00C 0x000000C2 ;Clock Control, TMIF2XCLK, Register 0xC1 = default
+ ;[3:0] CLKSEL : 0 Output gated, 1 AON_REF_CLK, 2 SYSCLK
+ ;[7:4] CLKDIV : Clock divider -1 (0 give a division of 1)
+SCC: 0x010 0x000000C2 ;Clock Control, TSIF2XCLK, Register 0xC1 = default
+ ;[3:0] CLKSEL : 0 Output gated, 1 AON_REF_CLK, 2 SYSCLK
+ ;[7:4] CLKDIV : Clock divider -1 (0 give a division of 1)
diff --git a/SITE1/HBI0262D/images.txt b/SITE1/HBI0262D/images.txt
new file mode 100755
index 0000000..c00a35d
--- /dev/null
+++ b/SITE1/HBI0262D/images.txt
@@ -0,0 +1,56 @@
+TITLE: Versatile Express Images Configuration File
+
+[IMAGES]
+TOTALIMAGES: 8 ;Number of Images (Max: 32)
+
+NOR0UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR0ADDRESS: 0x00000000 ;Image Flash Address
+NOR0FILE: \SOFTWARE\fip.bin ;Image File Name
+NOR0LOAD: 00000000 ;Image Load Address
+NOR0ENTRY: 00000000 ;Image Entry Point
+
+NOR1UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR1ADDRESS: 0x03EC0000 ;Image Flash Address
+NOR1FILE: \SOFTWARE\bl1.bin ;Image File Name
+NOR1LOAD: 00000000 ;Image Load Address
+NOR1ENTRY: 00000000 ;Image Entry Point
+
+NOR2UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR2ADDRESS: 0x00500000 ;Image Flash Address
+NOR2FILE: \SOFTWARE\Image ;Image File Name
+NOR2NAME: norkern ;Rename kernel to norkern
+NOR2LOAD: 00000000 ;Image Load Address
+NOR2ENTRY: 00000000 ;Image Entry Point
+
+NOR3UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR3ADDRESS: 0x02000000 ;Image Flash Address
+NOR3FILE: \SOFTWARE\juno-r2.dtb ;Image File Name
+NOR3NAME: board.dtb ;Specify target filename to preserve file extension
+NOR3LOAD: 00000000 ;Image Load Address
+NOR3ENTRY: 00000000 ;Image Entry Point
+
+NOR4UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+
+NOR4ADDRESS: 0x01800000 ;Image Flash Address
+NOR4FILE: \SOFTWARE\ramdisk.img ;Image File Name
+NOR4NAME: ramdisk.img
+NOR4LOAD: 00000000 ;Image Load Address
+NOR4ENTRY: 00000000 ;Image Entry Point
+
+NOR5UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR5ADDRESS: 0x025C0000 ;Image Flash Address
+NOR5FILE: \SOFTWARE\hdlcdclk.dat ;Image File Name
+NOR5LOAD: 00000000 ;Image Load Address
+NOR5ENTRY: 00000000 ;Image Entry Point
+
+NOR6UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR6ADDRESS: 0x03E40000 ;Image Flash Address
+NOR6FILE: \SOFTWARE\bl0.bin ;Image File Name
+NOR6LOAD: 00000000 ;Image Load Address
+NOR6ENTRY: 00000000 ;Image Entry Point
+
+NOR7UPDATE: AUTO ;Image Update:NONE/AUTO/FORCE
+NOR7ADDRESS: 0x0BFC0000 ;Image Flash Address
+NOR7FILE: \SOFTWARE\blank.img ;Image File Name
+NOR7LOAD: 00000000 ;Image Load Address
+NOR7ENTRY: 00000000 ;Image Entry Point
diff --git a/SOFTWARE/bl0.bin b/SOFTWARE/bl0.bin
index 6f3dfd9..b43a130 100644
--- a/SOFTWARE/bl0.bin
+++ b/SOFTWARE/bl0.bin
Binary files differ
diff --git a/SOFTWARE/bl1.bin b/SOFTWARE/bl1.bin
index 07370ab..e909444 100755..100644
--- a/SOFTWARE/bl1.bin
+++ b/SOFTWARE/bl1.bin
Binary files differ
diff --git a/SOFTWARE/bl30.bin b/SOFTWARE/bl30.bin
index c75ff23..451c923 100644
--- a/SOFTWARE/bl30.bin
+++ b/SOFTWARE/bl30.bin
Binary files differ
diff --git a/SOFTWARE/bl33-uboot.bin b/SOFTWARE/bl33-uboot.bin
index b6f78ad..68acced 100644
--- a/SOFTWARE/bl33-uboot.bin
+++ b/SOFTWARE/bl33-uboot.bin
Binary files differ
diff --git a/SOFTWARE/bl33-uefi.bin b/SOFTWARE/bl33-uefi.bin
index 36448fa..e77b272 100644
--- a/SOFTWARE/bl33-uefi.bin
+++ b/SOFTWARE/bl33-uefi.bin
Binary files differ
diff --git a/SOFTWARE/fip-uboot.bin b/SOFTWARE/fip-uboot.bin
index 9ff6400..26c1325 100644
--- a/SOFTWARE/fip-uboot.bin
+++ b/SOFTWARE/fip-uboot.bin
Binary files differ
diff --git a/SOFTWARE/fip.bin b/SOFTWARE/fip.bin
index f7ee105..26c1325 100644
--- a/SOFTWARE/fip.bin
+++ b/SOFTWARE/fip.bin
Binary files differ