summaryrefslogtreecommitdiff
path: root/big-little/virtualisor/pmu_trap_handler.c
blob: bf3f3b6fee7c309307f51ca8881c436d3069e08a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
/*
 * Copyright (c) 2012, ARM Limited. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with
 * or without modification, are permitted provided that the
 * following conditions are met:
 *
 * Redistributions of source code must retain the above
 * copyright notice, this list of conditions and the
 * following disclaimer.
 *
 * Redistributions in binary form must reproduce the
 * above copyright notice, this list of conditions and
 * the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of ARM nor the names of its
 * contributors may be used to endorse or promote products
 * derived from this software without specific prior written
 * permission.
 */

#include "misc.h"
#include "virt_helpers.h"
#include "context.h"

#define REGS 32
#define PMCR_IDX       0
#define PMSELR_IDX     1
#define PMCNTENSET_IDX 2
#define PMCNTENCLR_IDX 3
#define PMCCNTR_IDX    4
#define PMOVSR_IDX     5
#define PMINTENSET_IDX 6
#define PMINTENCLR_IDX 7
#define PMXEVTYPE0_IDX 8
#define PMXEVCNT0_IDX  9
#define PMXEVTYPE1_IDX 10
#define PMXEVCNT1_IDX  11
#define PMXEVTYPE2_IDX 12
#define PMXEVCNT2_IDX  13
#define PMXEVTYPE3_IDX 14
#define PMXEVCNT3_IDX  15
unsigned int clusters_ctx[MAX_CLUSTERS][MAX_CORES][REGS];
unsigned int migration_ctx[MAX_CORES][REGS];
/*
 * Defines for PMU states
 */
static int pmu_mode = PMU_STATE0;
static int pmu_counters;

#define ENTRIES 15
struct descriptor {
	union {
		struct header_ {
			unsigned int entries;
			unsigned int active_cluster_id;
		} header;
		struct counter_ {
			unsigned int cluster_id;
			unsigned int selected_counter;
			unsigned int event_type;
			unsigned int counter_value;
			unsigned int reset_value;
			unsigned int request_code;
		} counter;
	} u;
};

enum {
	PMU_CLUSTER_A15 = 0x00,
	PMU_CLUSTER_A7  = 0x01,
};

enum {
	PMU_CNT_CYCLE_COUNTER      = 0x00,
	PMU_CNT_OVERFLOW_FLAG      = 0x01,
	PMU_CNT_EVENT_COUNTER_0    = 0x02,
	PMU_CNT_EVENT_COUNTER_1    = 0x03,
	PMU_CNT_EVENT_COUNTER_2    = 0x04,
	PMU_CNT_EVENT_COUNTER_3    = 0x05,
	PMU_CNT_EVENT_COUNTER_4    = 0x06,
	PMU_CNT_EVENT_COUNTER_5    = 0x07,
};

enum {
	PMU_REQ_DISABLE_COUNTER    = 0x01,
	PMU_REQ_CONF_COUNTER       = 0x02,
	PMU_REQ_CONF_RESET_COUNTER = 0x03,
	PMU_REQ_READ_COUNTER       = 0x04,
	PMU_REQ_READ_RESET_COUNTER = 0x05,
};

void set_pmu_vcnt(unsigned vcnts)
{
#define HDCR_HPMN_MASK 0x1F

	unsigned long hdcr = read_hdcr();
	hdcr = (hdcr & ~HDCR_HPMN_MASK) | vcnts;
	pmu_counters = vcnts;
	write_hdcr(hdcr);

#undef HDCR_HPMN_MASK
}

void set_pmu_state(unsigned new)
{
#define HDCR_TPM (1 << 6)
#define HDCR_TPMCR (1 << 5)

	unsigned long hdcr;

	switch (new) {
	case PMU_STATE0:
		hdcr = read_hdcr();
		hdcr |= HDCR_TPM;
		write_hdcr(hdcr);
		pmu_mode = PMU_STATE0;
		break;
	case PMU_STATE1:
		hdcr = read_hdcr();
		hdcr &= ~HDCR_TPM;
		write_hdcr(hdcr);
		pmu_mode = PMU_STATE1;
		break;
	case PMU_STATE2:
		hdcr = read_hdcr();
		hdcr |= HDCR_TPM;
		write_hdcr(hdcr);
		pmu_mode = PMU_STATE2;
		break;
	default:
		break;
	}

#undef HDCR_TPM
#undef HDCR_TPMCR
}

static void handle_desc(struct descriptor *desc,
			unsigned cluster_id,
			unsigned cpu_id)
{
	unsigned entry_cluster = desc->u.counter.cluster_id;
	unsigned selected_counter = desc->u.counter.selected_counter;
	unsigned event_type = desc->u.counter.event_type;
	unsigned reset_value = desc->u.counter.reset_value;
	unsigned request_code = desc->u.counter.request_code;
	unsigned tmp = 0;

	switch (request_code) {
	case PMU_REQ_DISABLE_COUNTER:
		if (cluster_id == entry_cluster) {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				write_pmcntenclr(1UL << 31);
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				/* Can't disable overflow flags.  */
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				write_pmcntenclr(1UL << (selected_counter));
				break;
			default:
				break;
			};
		} else {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] &= 0x7FFFFFFF;
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				/* Can't disable overflow flags.  */
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] &=
					~(1 << selected_counter);
				break;
			default:
				break;
			};
		}
		break;
	case PMU_REQ_CONF_COUNTER:
		if (cluster_id == entry_cluster) {
			/* Toggle global enable bit.  */
			tmp = read_pmcr();
			tmp |= 1;
			write_pmcr(tmp);

			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				write_pmcntenset(1UL << 31);
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				/* Can't configure overflow flags.  */
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				write_pmselr(selected_counter);
				write_pmxevtyper(event_type);
				write_pmcntenset(1UL << (selected_counter));
				break;
			default:
				break;
			};
		} else {
			clusters_ctx[entry_cluster][cpu_id][PMCR_IDX] |=
				(pmu_counters << 11) | 1;

			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] |= 0x80000000;
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				/* Can't configure overflow flags.  */
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVTYPE0_IDX +
					 (selected_counter * 2)] =
					event_type;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] |=
					(1 << selected_counter);
				break;
			default:
				break;
			};
		}
		break;
	case PMU_REQ_CONF_RESET_COUNTER:
		if (cluster_id == entry_cluster) {
			/* Toggle global enable bit.  */
			tmp = read_pmcr();
			tmp |= 1;
			write_pmcr(tmp);

			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				write_pmccntr(reset_value);
				write_pmcntenset(1UL << 31);
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				/* Can't configure overflow flags.  */
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				write_pmselr(selected_counter);
				write_pmxevtyper(event_type);
				write_pmxevcntr(reset_value);
				write_pmcntenset(1UL << (selected_counter));
				break;
			default:
				break;
			};
		} else {
			clusters_ctx[entry_cluster][cpu_id][PMCR_IDX] |=
				(pmu_counters << 11) | 1;

			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCCNTR_IDX] = reset_value;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] |=
					0x80000000;
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVTYPE0_IDX +
					 (selected_counter * 2)] = event_type;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVCNT0_IDX +
					 (selected_counter * 2)] = reset_value;
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCNTENSET_IDX] |=
					(1 << selected_counter);
				break;
			default:
				break;
			};
		}
		break;
	case PMU_REQ_READ_COUNTER:
		if (cluster_id == entry_cluster) {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				desc->u.counter.counter_value = read_pmccntr();
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				desc->u.counter.counter_value = read_pmovsr();
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				write_pmselr(selected_counter);
				desc->u.counter.event_type=read_pmxevtyper();
				desc->u.counter.counter_value=read_pmxevcntr();
				break;
			default:
				break;
			};
		} else {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCCNTR_IDX];
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMOVSR_IDX];
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				desc->u.counter.event_type =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVTYPE0_IDX +
					 (selected_counter * 2)];
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVCNT0_IDX +
					 (selected_counter * 2)];
				break;
			default:
				break;
			};
		}
		break;
	case PMU_REQ_READ_RESET_COUNTER:
		if (cluster_id == entry_cluster) {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				desc->u.counter.counter_value = read_pmccntr();
				write_pmccntr(reset_value);
				break;
			case PMU_CNT_OVERFLOW_FLAG:
				desc->u.counter.counter_value = read_pmovsr();
				write_pmovsr(reset_value);
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				write_pmselr(selected_counter);
				desc->u.counter.event_type=read_pmxevtyper();
				desc->u.counter.counter_value=read_pmxevcntr();
				write_pmxevcntr(reset_value);
				break;
			default:
				break;
			}
		} else {
			switch (selected_counter) {
			case PMU_CNT_CYCLE_COUNTER:
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMCCNTR_IDX];
				clusters_ctx
					[cluster_id]
					[cpu_id]
					[PMCCNTR_IDX] = reset_value;
			case PMU_CNT_OVERFLOW_FLAG:
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMOVSR_IDX];
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMOVSR_IDX] = reset_value;
				break;
			case PMU_CNT_EVENT_COUNTER_0:
			case PMU_CNT_EVENT_COUNTER_1:
			case PMU_CNT_EVENT_COUNTER_2:
			case PMU_CNT_EVENT_COUNTER_3:
				selected_counter -= PMU_CNT_EVENT_COUNTER_0;
				desc->u.counter.event_type =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVTYPE0_IDX +
					 (selected_counter * 2)];
				desc->u.counter.counter_value =
					clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVCNT0_IDX +
					 (selected_counter * 2)];
				clusters_ctx
					[entry_cluster]
					[cpu_id]
					[PMXEVCNT0_IDX +
					 (selected_counter * 2)] = reset_value;
				break;
			default:
				break;
			}
		}
		break;
	}
}

unsigned handle_pmu(unsigned opcode, unsigned first, unsigned second)
{
	unsigned cluster_id = read_clusterid();
	unsigned cpu_id = read_cpuid();
	unsigned ret = 0;
	unsigned tmp;
	struct descriptor *desc;

	if ((pmu_mode != PMU_STATE2) && (opcode != HVC_PMU_SWITCH))
		return 0;

	switch (opcode) {
	case HVC_PMU_PMCR_READ:
		if (cluster_id == first)
			ret = read_pmcr();
		else
			ret = clusters_ctx[first][cpu_id][PMCR_IDX];
		break;
	case HVC_PMU_PMCR_WRITE:
		if (cluster_id == first)
			write_pmcr(second);
		else
			clusters_ctx[first][cpu_id][PMCR_IDX] = second;
		break;
	case HVC_PMU_PMSELR_READ:
		if (cluster_id == first)
			ret = read_pmselr();
		else
			ret = clusters_ctx[first][cpu_id][PMSELR_IDX];
		break;
	case HVC_PMU_PMSELR_WRITE:
		if (cluster_id == first)
			write_pmselr(second);
		else
			clusters_ctx[first][cpu_id][PMSELR_IDX] = second;
		break;
	case HVC_PMU_PMXEVTYPER_READ:
		if (cluster_id == first) {
			ret = read_pmxevtyper();
		} else {
			tmp = clusters_ctx[first][cpu_id][PMSELR_IDX];
			ret = clusters_ctx
				[first]
				[cpu_id]
				[PMXEVTYPE0_IDX + (tmp * 2)];
		}
		break;
	case HVC_PMU_PMXEVTYPER_WRITE:
		if (cluster_id == first) {
			write_pmxevtyper(second);
		} else {
			tmp = clusters_ctx[first][cpu_id][PMSELR_IDX];
			clusters_ctx
				[first]
				[cpu_id]
				[PMXEVTYPE0_IDX + (tmp * 2)] = second;
		}
		break;
	case HVC_PMU_PMCNTENSET_READ:
		if (cluster_id == first)
			ret = read_pmcntenset();
		else
			ret = clusters_ctx[first][cpu_id][PMCNTENSET_IDX];
		break;
	case HVC_PMU_PMCNTENSET_WRITE:
		if (cluster_id == first)
			write_pmcntenset(second);
		else
			clusters_ctx[first][cpu_id][PMCNTENSET_IDX] = second;
		break;
	case HVC_PMU_PMCNTENCLR_READ:
		if (cluster_id == first)
			ret = read_pmcntenclr();
		else
			ret = clusters_ctx[first][cpu_id][PMCNTENCLR_IDX];
		break;
	case HVC_PMU_PMCNTENCLR_WRITE:
		if (cluster_id == first)
			write_pmcntenclr(second);
		else
			clusters_ctx[first][cpu_id][PMCNTENCLR_IDX] = second;
		break;
	case HVC_PMU_PMCCNTR_READ:
		if (cluster_id == first)
			ret = read_pmccntr();
		else
			ret = clusters_ctx[first][cpu_id][PMCCNTR_IDX];
		break;
	case HVC_PMU_PMCCNTR_WRITE:
		if (cluster_id == first)
			write_pmccntr(second);
		else
			clusters_ctx[first][cpu_id][PMCCNTR_IDX] = second;
		break;
	case HVC_PMU_PMOVSR_READ:
		if (cluster_id == first)
			ret = read_pmovsr();
		else
			ret = clusters_ctx[first][cpu_id][PMOVSR_IDX];
		break;
	case HVC_PMU_PMOVSR_WRITE:
		if (cluster_id == first)
			write_pmovsr(second);
		else
			clusters_ctx[first][cpu_id][PMOVSR_IDX] = second;
		break;
	case HVC_PMU_PMXEVCNTR_READ:
		if (cluster_id == first) {
			ret = read_pmxevcntr();
		} else {
			tmp = clusters_ctx[first][cpu_id][PMSELR_IDX];
			ret = clusters_ctx
				[first]
				[cpu_id]
				[PMXEVCNT0_IDX + (tmp * 2)];
		}
		break;
	case HVC_PMU_PMXEVCNTR_WRITE:
		if (cluster_id == first) {
			write_pmxevcntr(second);
		} else {
			tmp = clusters_ctx[first][cpu_id][PMSELR_IDX];
			clusters_ctx
				[first]
				[cpu_id]
				[PMXEVCNT0_IDX + (tmp * 2)] = second;
		}
		break;
	case HVC_PMU_PMINTENSET_READ:
		if (cluster_id == first)
			ret = read_pmintenset();
		else
			ret = clusters_ctx[first][cpu_id][PMINTENSET_IDX];
		break;
	case HVC_PMU_PMINTENSET_WRITE:
		if (cluster_id == first)
			write_pmintenset(second);
		else
			clusters_ctx[first][cpu_id][PMINTENSET_IDX] = second;
		break;
	case HVC_PMU_PMINTENCLR_READ:
		if (cluster_id == first)
			ret = read_pmintenclr();
		else
			ret = clusters_ctx[first][cpu_id][PMINTENCLR_IDX];
		break;
	case HVC_PMU_PMINTENCLR_WRITE:
		if (cluster_id == first)
			write_pmintenclr(second);
		else
			clusters_ctx[first][cpu_id][PMINTENCLR_IDX] = second;
		break;
	case HVC_PMU_SWITCH:
		if (first)
			set_pmu_state(PMU_STATE2);
		else
			set_pmu_state(PMU_STATE0);
		break;
	case HVC_PMU_GET_COUNTERS_SIZE:
		ret = sizeof(struct descriptor) * ENTRIES;
		break;
	case HVC_PMU_SYNC_PMU_COUNTERS:
	       {
			int i;
			int entries;
			unsigned int *pentries;

			desc = (struct descriptor *)first;
			pentries = &desc->u.header.entries;
			entries = *pentries;
			desc->u.header.active_cluster_id = cluster_id;
			for (i = 0, desc++; i < entries; i++, desc++) {
				handle_desc(desc, cluster_id, cpu_id);
			}
	       }
	       break;
	}

	return ret;
}

void save_pmu_context(unsigned cluster_id, unsigned cpu_id)
{
	switch (pmu_mode) {
	case PMU_STATE1:
		save_performance_monitors(migration_ctx[cpu_id]);
		break;
	case PMU_STATE2:
		save_performance_monitors(clusters_ctx[cluster_id][cpu_id]);
		break;
	case PMU_STATE0:
	default:
		break;
	};
}

void restore_pmu_context(unsigned cluster_id, unsigned cpu_id)
{
	switch (pmu_mode) {
	case PMU_STATE1:
		restore_performance_monitors(migration_ctx[cpu_id]);
		break;
	case PMU_STATE2:
		restore_performance_monitors(clusters_ctx[cluster_id][cpu_id]);
		break;
	case PMU_STATE0:
	default:
		break;
	};
}