summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVincent Guittot <vincent.guittot@linaro.org>2018-08-30 18:25:42 +0200
committerVincent Guittot <vincent.guittot@linaro.org>2018-08-30 18:25:42 +0200
commit366b8d1c6d26c90d781001b5074c6453a0552e88 (patch)
tree9d7bd0e0bdb67d01552c09d98e72b30ef72d3afe
parent083050809d5480952ea8056f228f58b593d0e430 (diff)
AEP: calibrate AEP for hikey01 and hikey02
We still see an offset between hikey01 and hikey02 power measurements. Re-run autozero to try to fix that Signed-off-by: Vincent Guittot <vincent.guittot@linaro.org>
-rw-r--r--config-hikey-01-aep6
-rw-r--r--config-hikey-02-aep6
2 files changed, 6 insertions, 6 deletions
diff --git a/config-hikey-01-aep b/config-hikey-01-aep
index 752d43b..4394c57 100644
--- a/config-hikey-01-aep
+++ b/config-hikey-01-aep
@@ -5,6 +5,6 @@ hikey
# <device path>
/dev/serial/by-id/usb-NXP_SEMICOND_ARM_Energy_Probe_S_NO62200001-if00
- SYS 0.100000 2 -0.100166 0.057260 -0.000543 0.001231 0 SYS_5V DCIN #ff0000 SoC
- VDD 0.100000 3 -0.120812 0.024187 -0.000299 0.000362 0 VDD_4V2 DCIN #ff0000 SoC
- DCIN 0.100000 1 -0.135037 0.025149 -0.000538 0.001950 0 Main VBAT #ff0000 SoC
+ SYS 0.100000 2 -0.115563 0.048605 -0.000801 0.001719 0 SYS_5V DCIN #ff0000 SoC
+ VDD 0.100000 3 -0.114450 0.052236 -0.000351 0.000391 0 VDD_4V2 DCIN #ff0000 SoC
+ DCIN 0.100000 1 -0.145468 0.023946 -0.000514 0.000916 0 Main VBAT #ff0000 SoC
diff --git a/config-hikey-02-aep b/config-hikey-02-aep
index 0cd5f01..da4e68a 100644
--- a/config-hikey-02-aep
+++ b/config-hikey-02-aep
@@ -5,7 +5,7 @@ Hikey
# <device path>
/dev/serial/by-id/usb-NXP_SEMICOND_ARM_Energy_Probe_S_NO62200010-if00
- VDD 0.100000 1 -0.104743 0.033961 -0.002008 0.001402 0 VDD_4V2 DCIN #ff0000 SoC
- SYS 0.100000 2 -0.147452 0.013019 -0.000320 0.000560 0 SYS_5V DCIN #ff0000 SoC
- DCIN 0.100000 3 -0.139170 0.032732 -0.004794 0.001233 0 Main VBAT #ff0000 SoC
+ VDD 0.100000 1 -0.120035 0.024608 -0.000687 0.001419 0 VDD_4V2 DCIN #ff0000 SoC
+ SYS 0.100000 2 -0.153302 0.024077 -0.000328 0.000460 0 SYS_5V DCIN #ff0000 SoC
+ DCIN 0.100000 3 -0.142302 0.019200 -0.004803 0.000933 0 Main VBAT #ff0000 SoC