summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorLaurentiu Palcu <laurentiu.palcu@nxp.com>2018-11-28 13:36:46 +0200
committerBryan O'Donoghue <bryan.odonoghue@linaro.org>2019-01-25 16:14:20 +0000
commitbde95eed383f9791334a01c81af67977cec70103 (patch)
tree43c81ffebfa58b7ae343c138f426b08f3c8f7ef6
parent69a144f1e8ad111ae9097918f1cc8bf96bcd3bd9 (diff)
MLK-20361: drm/panel/raydium: increase vsync_len to 4
This is a work-around for the shifted display issue when using DCSS with the DDR self-refresh disabled. Also, make sure it works with LCDIF as well. Increasing VSYNC length gives DCSS more time to fetch the data from RAM before the next frame kicks in. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com> (cherry picked from commit 3c53532c466add234ac3ca2e70cefe80ea308b4f)
-rw-r--r--drivers/gpu/drm/panel/panel-raydium-rm67191.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/drm/panel/panel-raydium-rm67191.c b/drivers/gpu/drm/panel/panel-raydium-rm67191.c
index 940f780860c6..647ba3fb4b68 100644
--- a/drivers/gpu/drm/panel/panel-raydium-rm67191.c
+++ b/drivers/gpu/drm/panel/panel-raydium-rm67191.c
@@ -528,7 +528,7 @@ static const struct display_timing rad_default_timing = {
.hback_porch = { 34, 34, 34 },
.vactive = { 1920, 1920, 1920 },
.vfront_porch = { 10, 10, 10 },
- .vsync_len = { 2, 2, 2 },
+ .vsync_len = { 4, 4, 4 },
.vback_porch = { 4, 4, 4 },
.flags = DISPLAY_FLAGS_HSYNC_LOW |
DISPLAY_FLAGS_VSYNC_LOW |