aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/hi3620.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot/dts/hi3620.dtsi')
-rw-r--r--arch/arm/boot/dts/hi3620.dtsi66
1 files changed, 33 insertions, 33 deletions
diff --git a/arch/arm/boot/dts/hi3620.dtsi b/arch/arm/boot/dts/hi3620.dtsi
index 2f393774dd7e..7ba98c698ca0 100644
--- a/arch/arm/boot/dts/hi3620.dtsi
+++ b/arch/arm/boot/dts/hi3620.dtsi
@@ -120,7 +120,7 @@
clock-output-names = "rclk_uart0";
/* reg_offset, enable_bits */
hisilicon,clkmux-reg = <0x100 0x80>;
- hisilicon,clkmux-table = <0 0x80>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_uart1: refclk@1 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -129,7 +129,7 @@
hiword;
clock-output-names = "rclk_uart1";
hisilicon,clkmux-reg = <0x100 0x100>;
- hisilicon,clkmux-table = <0 0x100>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_uart2: refclk@2 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -138,7 +138,7 @@
hiword;
clock-output-names = "rclk_uart2";
hisilicon,clkmux-reg = <0x100 0x200>;
- hisilicon,clkmux-table = <0 0x200>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_uart3: refclk@3 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -147,7 +147,7 @@
hiword;
clock-output-names = "rclk_uart3";
hisilicon,clkmux-reg = <0x100 0x400>;
- hisilicon,clkmux-table = <0 0x400>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_uart4: refclk@4 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -156,7 +156,7 @@
hiword;
clock-output-names = "rclk_uart4";
hisilicon,clkmux-reg = <0x100 0x800>;
- hisilicon,clkmux-table = <0 0x800>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_hsic: hsic {
@@ -166,7 +166,7 @@
hiword;
clock-output-names = "rclk_hsic";
hisilicon,clkmux-reg = <0x130 0x4>;
- hisilicon,clkmux-table = <0 0x4>;
+ hisilicon,clkmux-table = <0 1>;
};
clk_osc480m: clk_osc480m {
@@ -193,7 +193,7 @@
hiword;
clock-output-names = "rclk_spi0";
hisilicon,clkmux-reg = <0x100 0x1000>;
- hisilicon,clkmux-table = <0 0x1000>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_spi1: refclk@7 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -202,7 +202,7 @@
hiword;
clock-output-names = "rclk_spi1";
hisilicon,clkmux-reg = <0x100 0x2000>;
- hisilicon,clkmux-table = <0 0x2000>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_spi2: refclk@8 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -211,7 +211,7 @@
hiword;
clock-output-names = "rclk_spi2";
hisilicon,clkmux-reg = <0x100 0x4000>;
- hisilicon,clkmux-table = <0 0x4000>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_tcxo: refclk@11 {
compatible = "hisilicon,clk-fixed-factor";
@@ -226,7 +226,7 @@
clocks = <&osc32k &timerclk01>;
clock-output-names = "timer0_mux";
hisilicon,clkmux-reg = <0 0x18000>;
- hisilicon,clkmux-table = <0 0x8000>;
+ hisilicon,clkmux-table = <0 1>;
};
timer1_mux: timer1_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -234,7 +234,7 @@
clocks = <&osc32k &timerclk01>;
clock-output-names = "timer1_mux";
hisilicon,clkmux-reg = <0 0x60000>;
- hisilicon,clkmux-table = <0 0x20000>;
+ hisilicon,clkmux-table = <0 1>;
};
timer2_mux: timer2_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -242,7 +242,7 @@
clocks = <&osc32k &timerclk23>;
clock-output-names = "timer2_mux";
hisilicon,clkmux-reg = <0 0x180000>;
- hisilicon,clkmux-table = <0 0x80000>;
+ hisilicon,clkmux-table = <0 1>;
};
timer3_mux: timer3_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -250,7 +250,7 @@
clocks = <&osc32k &timerclk23>;
clock-output-names = "timer3_mux";
hisilicon,clkmux-reg = <0 0x600000>;
- hisilicon,clkmux-table = <0 0x200000>;
+ hisilicon,clkmux-table = <0 1>;
};
timer4_mux: timer4_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -258,7 +258,7 @@
clocks = <&osc32k &timerclk45>;
clock-output-names = "timer4_mux";
hisilicon,clkmux-reg = <0x18 0x3>;
- hisilicon,clkmux-table = <0 0x1>;
+ hisilicon,clkmux-table = <0 1>;
};
timer5_mux: timer5_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -266,7 +266,7 @@
clocks = <&osc32k &timerclk45>;
clock-output-names = "timer5_mux";
hisilicon,clkmux-reg = <0x18 0xc>;
- hisilicon,clkmux-table = <0 0x4>;
+ hisilicon,clkmux-table = <0 1>;
};
timer6_mux: timer6_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -274,7 +274,7 @@
clocks = <&osc32k &timerclk67>;
clock-output-names = "timer6_mux";
hisilicon,clkmux-reg = <0x18 0x30>;
- hisilicon,clkmux-table = <0 0x10>;
+ hisilicon,clkmux-table = <0 1>;
};
timer7_mux: timer7_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -282,7 +282,7 @@
clocks = <&osc32k &timerclk67>;
clock-output-names = "timer7_mux";
hisilicon,clkmux-reg = <0x18 0xc0>;
- hisilicon,clkmux-table = <0 0x40>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_shareAXI: refclk@22 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -291,7 +291,7 @@
hiword;
clock-output-names = "rclk_shareAXI";
hisilicon,clkmux-reg = <0x24 0x8000>;
- hisilicon,clkmux-table = <0 0x8000>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_mmc1: refclk@23 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -300,7 +300,7 @@
hiword;
clock-output-names = "rclk_mmc1";
hisilicon,clkmux-reg = <0x108 0x200>;
- hisilicon,clkmux-table = <0 0x200>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_mmc2: refclk@24 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -309,7 +309,7 @@
hiword;
clock-output-names = "rclk_mmc2";
hisilicon,clkmux-reg = <0x140 0x10>;
- hisilicon,clkmux-table = <0 0x10>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_mmc3: refclk@25 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -318,7 +318,7 @@
hiword;
clock-output-names = "rclk_mmc3";
hisilicon,clkmux-reg = <0x140 0x200>;
- hisilicon,clkmux-table = <0 0x200>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_sd: refclk@26 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -327,7 +327,7 @@
hiword;
clock-output-names = "rclk_sd";
hisilicon,clkmux-reg = <0x108 0x10>;
- hisilicon,clkmux-table = <0 0x10>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_mmc1_parent: refclk@27 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -336,7 +336,7 @@
clocks = <&osc26m &div_mmc1>;
clock-output-names = "rclk_mmc1_parent";
hisilicon,clkmux-reg = <0x108 0x400>;
- hisilicon,clkmux-table = <0 0x400>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_venc: refclk@28 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -345,7 +345,7 @@
clocks = <&pll_peri &pll_usb>;
clock-output-names = "rclk_venc";
hisilicon,clkmux-reg = <0x10c 0x800>;
- hisilicon,clkmux-table = <0 0x800>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_g2d: refclk@29 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -354,7 +354,7 @@
clocks = <&pll_peri &pll_usb>;
clock-output-names = "rclk_g2d";
hisilicon,clkmux-reg = <0x10c 0x20>;
- hisilicon,clkmux-table = <0 0x20>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_vdec: refclk@30 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -363,7 +363,7 @@
clocks = <&pll_peri &pll_usb>;
clock-output-names = "rclk_vdec";
hisilicon,clkmux-reg = <0x110 0x20>;
- hisilicon,clkmux-table = <0 0x20>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_vpp: refclk@31 {
compatible = "hisilicon,hi3620-clk-mux";
@@ -372,25 +372,25 @@
clocks = <&pll_peri &pll_usb>;
clock-output-names = "rclk_vpp";
hisilicon,clkmux-reg = <0x110 0x800>;
- hisilicon,clkmux-table = <0 0x800>;
+ hisilicon,clkmux-table = <0 1>;
};
refclk_ldi0: refclk@32 {
compatible = "hisilicon,hi3620-clk-mux";
#clock-cells = <0>;
hiword;
- clocks = <&pll_peri &pll_usb &pll_hdmi>;
+ clocks = <&pll_peri &pll_hdmi &pll_usb>;
clock-output-names = "rclk_ldi0";
hisilicon,clkmux-reg = <0x114 0x6000>;
- hisilicon,clkmux-table = <0 0x6000>;
+ hisilicon,clkmux-table = <0 1 2>;
};
refclk_ldi1: refclk@33 {
compatible = "hisilicon,hi3620-clk-mux";
#clock-cells = <0>;
hiword;
- clocks = <&pll_peri &pll_usb &pll_hdmi>;
+ clocks = <&pll_peri &pll_hdmi &pll_usb>;
clock-output-names = "rclk_ldi1";
hisilicon,clkmux-reg = <0x118 0xc000>;
- hisilicon,clkmux-table = <0 0xc000>;
+ hisilicon,clkmux-table = <0 1 2>;
};
clk_osc480mdiv40: osc480mdiv40 {
compatible = "hisilicon,clk-fixed-factor";
@@ -663,7 +663,7 @@
hiword;
clock-output-names = "pwm0_mux";
hisilicon,clkmux-reg = <0x104 0x400>;
- hisilicon,clkmux-table = <0 0x400>;
+ hisilicon,clkmux-table = <0 1>;
};
pwm1_mux: pwm1_mux {
compatible = "hisilicon,hi3620-clk-mux";
@@ -672,7 +672,7 @@
hiword;
clock-output-names = "pwm1_mux";
hisilicon,clkmux-reg = <0x104 0x800>;
- hisilicon,clkmux-table = <0 0x800>;
+ hisilicon,clkmux-table = <0 1>;
};
pwmclk0: clkgate@30 {
compatible = "hisilicon,hi3620-clk-gate";
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 11:06:59 +0000