aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorxuejiancheng <xuejiancheng@huawei.com>2014-05-21 18:57:44 +0800
committerZhangfei Gao <zhangfei.gao@linaro.org>2014-07-02 10:46:36 +0800
commit5be538278d8047f3a3bc39614de16ac167b1e1c5 (patch)
tree1605cb1fae54a2c3219763a8ac7634d0c896ee9c
parent51781a37946d6fd69f7f2ca32839c050ffc6354e (diff)
ARM:dts: hix5hd2 add ehci and ohci
hix5hd2 add ehci and ohci Signed-off-by: xuejiancheng <xuejiancheng@huawei.com>
-rw-r--r--arch/arm/boot/dts/hix5hd2.dtsi14
1 files changed, 14 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/hix5hd2.dtsi b/arch/arm/boot/dts/hix5hd2.dtsi
index 82974bf2417f..4b3c880077bf 100644
--- a/arch/arm/boot/dts/hix5hd2.dtsi
+++ b/arch/arm/boot/dts/hix5hd2.dtsi
@@ -174,6 +174,20 @@
clocks = <&clock HIX5HD2_MAC1_CLK>;
};
+ ehci@f9890000 {
+ compatible = "hisilicon,hix5hd2-ehci","generic-ehci";
+ reg = <0xf9890000 0x1000>;
+ interrupts = <0 66 4>;
+ clocks = <&clock HIX5HD2_USB_CLK>;
+ };
+
+ ohci@f9880000 {
+ compatible = "hisilicon,hix5hd2-ohci","generic-ohci";
+ reg = <0xf9880000 0x1000>;
+ interrupts = <0 67 4>;
+ clocks = <&clock HIX5HD2_USB_CLK>;
+ };
+
sctrl@f8000000 {
compatible = "hisilicon,sctrl";
reg = <0xf8000000 0x1000>;