summaryrefslogtreecommitdiff
path: root/arch/xtensa/boot/dts/xtfpga.dtsi
blob: 7eda6ecf7eef3652cbc096b7f4859b03a66996bd (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
/ {
	compatible = "xtensa,xtfpga";
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&pic>;

	chosen {
		bootargs = "earlycon=uart8250,mmio32,0xfd050020,115200n8 console=ttyS0,115200n8 ip=dhcp root=/dev/nfs rw debug";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x00000000 0x06000000>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu@0 {
			compatible = "xtensa,cpu";
			reg = <0>;
			/* Filled in by platform_setup from FPGA register
			 * clock-frequency = <100000000>;
			 */
		};
	};

	pic: pic {
		compatible = "xtensa,pic";
		/* one cell: internal irq number,
		 * two cells: second cell == 0: internal irq number
		 *            second cell == 1: external irq number
		 */
		#interrupt-cells = <2>;
		interrupt-controller;
	};

	serial0: serial@fd050020 {
		device_type = "serial";
		compatible = "ns16550a";
		no-loopback-test;
		reg = <0xfd050020 0x20>;
		reg-shift = <2>;
		interrupts = <0 1>; /* external irq 0 */
		/* Filled in by platform_setup from FPGA register
		 * clock-frequency = <100000000>;
		 */
	};

	enet0: ethoc@fd030000 {
		compatible = "opencores,ethoc";
		reg = <0xfd030000 0x4000 0xfd800000 0x4000>;
		interrupts = <1 1>; /* external irq 1 */
		local-mac-address = [00 50 c2 13 6f 00];
	};
};