| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2012-11-14 | clk: Add support for fundamental zynq clks | Josh Cartwright | |
| Provide simplified models for the necessary clocks on the zynq-7000 platform. Currently, the PLLs, the CPU clock network, and the basic peripheral clock networks (for SDIO, SMC, SPI, QSPI, UART) are modelled. OF bindings are also provided and documented. Signed-off-by: Josh Cartwright <josh.cartwright@ni.com> Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Acked-by: Mike Turquette <mturquette@linaro.org> Acked-by: Michal Simek <michal.simek@xilinx.com> | |||
 |
index : configs.git | |
| Config fragments for Linaro kernels |
| summaryrefslogtreecommitdiff |