aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ddi.c
AgeCommit message (Expand)Author
2012-10-17drm/i915: add intel_ddi_set_pipe_settingsPaulo Zanoni
2012-10-17drm/i915: add DP support to intel_ddi_enable_pipe_funcPaulo Zanoni
2012-10-11drm/i915: Fix the SCC/SSC typo in the SPLL bits definitionDamien Lespiau
2012-10-11drm/i915: disable DDI_BUF_CTL at the correct timePaulo Zanoni
2012-10-10drm/i915: don't rely on previous values set on DDI_BUF_CTLPaulo Zanoni
2012-10-10drm/i915: completely rewrite the Haswell PLL handling codePaulo Zanoni
2012-10-10drm/i915: enable and disable PIPE_CLK_SEL at the right timePaulo Zanoni
2012-10-10drm/i915: enable and disable DDI_FUNC_CTL at the right timePaulo Zanoni
2012-10-10drm/i915: rewrite the LCPLL codePaulo Zanoni
2012-09-06drm/i915/hdmi: implement get_hw_stateDaniel Vetter
2012-09-06drm/i915/hdmi: convert to encoder->disable/enableDaniel Vetter
2012-08-17drm/i915: write eld info for HDMI audioWang Xingchao
2012-08-10drm/i915: try harder to find WR PLL clock settingsPaulo Zanoni
2012-08-09drm/i915: completely reset the value of DDI_FUNC_CTLPaulo Zanoni
2012-08-09drm/i915: correctly set the DDI_FUNC_CTL bpc fieldPaulo Zanoni
2012-08-09drm/i915: set the DDI sync polarity bitsPaulo Zanoni
2012-08-09drm/i915: fix pipe DDI mode selectPaulo Zanoni
2012-07-25drm/i915: add port parameter to intel_hdmi_initDaniel Vetter
2012-07-05drm/i915: program FDI_RX TP and FDI delaysEugeni Dodonov
2012-05-30drm/i915: add set_infoframes to struct intel_hdmiPaulo Zanoni
2012-05-19drm/i915: prepare HDMI link for HaswellEugeni Dodonov
2012-05-19drm/i915: add WR PLL programming tableEugeni Dodonov
2012-05-19drm/i915: detect digital outputs on HaswellEugeni Dodonov
2012-05-19drm/i915: support DDI training in FDI modeEugeni Dodonov
2012-05-19drm/i915: initialize DDI buffer translationsEugeni Dodonov
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-31 21:49:09 +0000