aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-zynq
diff options
context:
space:
mode:
authorSoren Brinkmann <soren.brinkmann@xilinx.com>2012-12-19 10:18:38 -0800
committerMichal Simek <michal.simek@xilinx.com>2013-01-28 13:27:23 +0100
commitec5b849ed77cd583fd888dfb41b6ebeb3989ec1a (patch)
treeb890a4c9e8e2351857191ec0feb3f29489126ec6 /arch/arm/mach-zynq
parentaf7f032dba8ccf7ee430a48656d25565672a6074 (diff)
arm: zynq: timer: Remove unused #defines
Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com> Acked-by: Michal Simek <michal.simek@xilinx.com> Acked-by: John Linn <john.linn@xilinx.com> Tested-by: Josh Cartwright <josh.cartwright@ni.com>
Diffstat (limited to 'arch/arm/mach-zynq')
-rw-r--r--arch/arm/mach-zynq/timer.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/arch/arm/mach-zynq/timer.c b/arch/arm/mach-zynq/timer.c
index f1d224bf162..80bf4742fe3 100644
--- a/arch/arm/mach-zynq/timer.c
+++ b/arch/arm/mach-zynq/timer.c
@@ -39,9 +39,6 @@
#define XTTCPS_CNT_CNTRL_OFFSET 0x0C /* Counter Control Reg, RW */
#define XTTCPS_COUNT_VAL_OFFSET 0x18 /* Counter Value Reg, RO */
#define XTTCPS_INTR_VAL_OFFSET 0x24 /* Interval Count Reg, RW */
-#define XTTCPS_MATCH_1_OFFSET 0x30 /* Match 1 Value Reg, RW */
-#define XTTCPS_MATCH_2_OFFSET 0x3C /* Match 2 Value Reg, RW */
-#define XTTCPS_MATCH_3_OFFSET 0x48 /* Match 3 Value Reg, RW */
#define XTTCPS_ISR_OFFSET 0x54 /* Interrupt Status Reg, RO */
#define XTTCPS_IER_OFFSET 0x60 /* Interrupt Enable Reg, RW */