aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/mipssim/sim_time.c
diff options
context:
space:
mode:
authorRalf Baechle <ralf@linux-mips.org>2009-06-19 15:01:44 +0100
committerRalf Baechle <ralf@linux-mips.org>2009-06-24 18:34:39 +0100
commit44eeab67416711db9b84610ef18c99a60415dff8 (patch)
treee9beb9000be5cd9c17bbb7bc05cd3db1c4cb3f09 /arch/mips/mipssim/sim_time.c
parent631330f5847b3f8a7ea67d689e9f7c56833ccaa6 (diff)
downloadlinux-2.6.38-lt-ux500-44eeab67416711db9b84610ef18c99a60415dff8.tar.gz
MIPS: Hibernation: Remove SMP TLB and cacheflushing code.
We can't perform any flushes on SMP from swsusp_arch_resume because interrupts are disabled. A cross-CPU flush is unnecessary anyway because all but the local CPU have already been disabled. A local flush is not needed either because we didn't change any mappings. So just delete the code. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/mipssim/sim_time.c')
0 files changed, 0 insertions, 0 deletions