aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/mach-ux500/board-mop500-sdi.c
blob: 45ce7758800a242a3a0a65277c3953656542e4c2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
/*
 * Copyright (C) 2010 ST-Ericsson
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2, as
 * published by the Free Software Foundation.
 */

#include <linux/platform_device.h>
#include <linux/amba/bus.h>
#include <linux/amba/mmci.h>
#include <linux/mmc/host.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <plat/ste_dma40.h>
#include <plat/pincfg.h>
#include <mach/devices.h>
#include <mach/gpio.h>
#include <mach/ste-dma40-db8500.h>

#include "devices-db8500.h"
#include "pins-db8500.h"
#include "board-mop500.h"


/*
 * SDI0 (SD/MMC card)
 */
#ifdef CONFIG_STE_DMA40
struct stedma40_chan_cfg sdi0_dma_cfg_rx = {
	.dir = STEDMA40_PERIPH_TO_MEM,
	.src_dev_type = DB8500_DMA_DEV29_SD_MM0_RX,
	.dst_dev_type = STEDMA40_DEV_DST_MEMORY,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};

static struct stedma40_chan_cfg sdi0_dma_cfg_tx = {
	.dir = STEDMA40_MEM_TO_PERIPH,
	.src_dev_type = STEDMA40_DEV_SRC_MEMORY,
	.dst_dev_type = DB8500_DMA_DEV29_SD_MM0_TX,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};
#endif

static void sdi0_configure(void)
{
	int ret;
	int gpio[2];
	if (machine_is_snowball())	{
		gpio[0] = SNOWBALL_SDMMC_EN_GPIO;
		gpio[1] = SNOWBALL_SDMMC_1V8_3V_GPIO;
	} else if (machine_is_hrefv60())	{
		gpio[0] = HREFV60_SDMMC_EN_GPIO;
		gpio[1] = HREFV60_SDMMC_1V8_3V_GPIO;
	} else	{
		gpio[0] = EGPIO_PIN_17;
		gpio[1] = EGPIO_PIN_18;
	}
	ret = gpio_request(gpio[0], "level shifter enable");
	if (!ret)
		ret = gpio_request(gpio[1], "level shifter select");

	if (ret) {
		printk(KERN_WARNING "unable to config gpios for level shifter.\n");
		return;
	}

	/* Select the default 2.9V and eanble level shifter */
	gpio_direction_output(gpio[1], 0);
	gpio_direction_output(gpio[0], 1);
}

static void sdi0_vdd_handler(struct device *dev, unsigned int vdd,
		unsigned char power_mode)
{
	int gpio[2];

	if (machine_is_snowball())	{
		gpio[0] = SNOWBALL_SDMMC_EN_GPIO;
		gpio[1] = SNOWBALL_SDMMC_1V8_3V_GPIO;
	} else if (machine_is_hrefv60())	{
		gpio[0] = HREFV60_SDMMC_EN_GPIO;
		gpio[1] = HREFV60_SDMMC_1V8_3V_GPIO;
	} else	{
		gpio[0] = EGPIO_PIN_17;
		gpio[1] = EGPIO_PIN_18;
	}
	switch (power_mode) {
	case MMC_POWER_UP:
	case MMC_POWER_ON:
		/*
		 * Level shifter voltage should depend on vdd to when deciding
		 * on either 1.8V or 2.9V. Once the decision has been made the
		 * level shifter must be disabled and re-enabled with a changed
		 * select signal in order to switch the voltage. Since there is
		 * no framework support yet for indicating 1.8V in vdd, use the
		 * default 2.9V.
		 */
		gpio_direction_output(gpio[1], 0);
		/* Enable level shifter */
		gpio_direction_output(gpio[0], 1);
		break;
	case MMC_POWER_OFF:
		gpio_direction_output(gpio[1], 0);
		/* Disable level shifter */
		gpio_direction_output(gpio[0], 0);
		break;
	}
}

static struct mmci_platform_data mop500_sdi0_data = {
	.vcc		= "v-mmc",
	.vcard		= "v-MMC-SD",
	.vdd_handler	= sdi0_vdd_handler,
	.disable	= 5000,
	.bus_resume_flags = MMC_NEEDS_UNSAFE_RESUME,
	.f_max		= 50000000,
	.capabilities	= MMC_CAP_4_BIT_DATA |
				MMC_CAP_SD_HIGHSPEED |
				MMC_CAP_MMC_HIGHSPEED |
				MMC_CAP_DISABLE,
	.gpio_wp	= -1,
	.sigdir = MMCI_ST_DIRFBCLK |
				MMCI_ST_DIRCMD |
				MMCI_ST_DIRDAT0 |
				MMCI_ST_DIRDAT2,
#ifdef CONFIG_STE_DMA40
	.dma_filter	= stedma40_filter,
	.dma_rx_param	= &sdi0_dma_cfg_rx,
	.dma_tx_param	= &sdi0_dma_cfg_tx,
#endif
};

/*
 * SDI1 (SDIO WLAN)
 */
#ifdef CONFIG_STE_DMA40
#ifdef MMC_WITH_DMA
static struct stedma40_chan_cfg sdi1_dma_cfg_rx = {
	.dir = STEDMA40_PERIPH_TO_MEM,
	.src_dev_type = DB8500_DMA_DEV32_SD_MM1_RX,
	.dst_dev_type = STEDMA40_DEV_DST_MEMORY,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};

static struct stedma40_chan_cfg sdi1_dma_cfg_tx = {
	.dir = STEDMA40_MEM_TO_PERIPH,
	.src_dev_type = STEDMA40_DEV_SRC_MEMORY,
	.dst_dev_type = DB8500_DMA_DEV32_SD_MM1_TX,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};
#endif
#endif

/*
 * TODO 1: SDIO power management not fully supported.
 * bus_resume_flag should be 0.
 * TODO 2: SDIO with DMA not yet supported.
 */
static struct mmci_platform_data mop500_sdi1_data = {
	.vcc		= "v-mmc",
	.disable	= 500,
	.bus_resume_flags = MMC_NEEDS_UNSAFE_RESUME,
	.ocr_mask	= MMC_VDD_29_30,
	.f_max		= 15000000,
	.capabilities	= MMC_CAP_4_BIT_DATA |
				MMC_CAP_DISABLE |
				MMC_CAP_SDIO_IRQ |
				MMC_CAP_BROKEN_SDIO_CMD53,
	.gpio_cd	= -1,
	.gpio_wp	= -1,
#ifdef MMC_WITH_DMA /* To be verified. */
#ifdef CONFIG_STE_DMA40
	.dma_filter	= stedma40_filter,
	.dma_rx_param	= &sdi1_dma_cfg_rx,
	.dma_tx_param	= &sdi1_dma_cfg_tx,
#endif
#endif
};

/*
 * SDI2 (POPed eMMC)
 */
#ifdef CONFIG_STE_DMA40
struct stedma40_chan_cfg sdi2_dma_cfg_rx = {
	.dir = STEDMA40_PERIPH_TO_MEM,
	.src_dev_type = DB8500_DMA_DEV28_SD_MM2_RX,
	.dst_dev_type = STEDMA40_DEV_DST_MEMORY,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};
static struct stedma40_chan_cfg sdi2_dma_cfg_tx = {
	.dir = STEDMA40_MEM_TO_PERIPH,
	.src_dev_type = STEDMA40_DEV_SRC_MEMORY,
	.dst_dev_type = DB8500_DMA_DEV28_SD_MM2_TX,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};
#endif

static struct mmci_platform_data mop500_sdi2_data = {
	.vcc		= "v-mmc",
	.disable	= 5000,
	.bus_resume_flags = MMC_NEEDS_UNSAFE_RESUME,
	.ocr_mask	= MMC_VDD_165_195,
	.f_max		= 50000000,
	.capabilities	= MMC_CAP_4_BIT_DATA |
				MMC_CAP_8_BIT_DATA |
				MMC_CAP_DISABLE,
	.gpio_cd	= -1,
	.gpio_wp	= -1,
#ifdef CONFIG_STE_DMA40
	.dma_filter	= stedma40_filter,
	.dma_rx_param	= &sdi2_dma_cfg_rx,
	.dma_tx_param	= &sdi2_dma_cfg_tx,
#endif
};

/*
 * SDI4 (On-board eMMC)
 */
#ifdef CONFIG_STE_DMA40
struct stedma40_chan_cfg sdi4_dma_cfg_rx = {
	.dir = STEDMA40_PERIPH_TO_MEM,
	.src_dev_type = DB8500_DMA_DEV42_SD_MM4_RX,
	.dst_dev_type = STEDMA40_DEV_DST_MEMORY,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};

static struct stedma40_chan_cfg sdi4_dma_cfg_tx = {
	.dir = STEDMA40_MEM_TO_PERIPH,
	.src_dev_type = STEDMA40_DEV_SRC_MEMORY,
	.dst_dev_type = DB8500_DMA_DEV42_SD_MM4_TX,
	.src_info.data_width = STEDMA40_WORD_WIDTH,
	.dst_info.data_width = STEDMA40_WORD_WIDTH,
};
#endif

static struct mmci_platform_data mop500_sdi4_data = {
	.vcc		= "v-mmc",
	.vcard		= "v-eMMC",
	.disable	= 5000,
	.bus_resume_flags = MMC_NEEDS_UNSAFE_RESUME,
	.f_max		= 50000000,
	.capabilities	= MMC_CAP_4_BIT_DATA |
				MMC_CAP_8_BIT_DATA |
				MMC_CAP_MMC_HIGHSPEED |
				MMC_CAP_DISABLE,
	.gpio_cd	= -1,
	.gpio_wp	= -1,
#ifdef CONFIG_STE_DMA40
	.dma_filter	= stedma40_filter,
	.dma_rx_param	= &sdi4_dma_cfg_rx,
	.dma_tx_param	= &sdi4_dma_cfg_tx,
#endif
};

static int __init mop500_sdi_init(void)
{
	/* POP eMMC on v1.0 has problems with high speed */
	if (!cpu_is_u8500v10())
		mop500_sdi2_data.capabilities |= MMC_CAP_MMC_HIGHSPEED;

	/* sdi2 on snowball is in ATL_B mode for FSMC (LAN) */
	if (!machine_is_snowball())
		db8500_add_sdi2(&mop500_sdi2_data);

	db8500_add_sdi4(&mop500_sdi4_data);

	sdi0_configure();
	if (machine_is_snowball()) {
		mop500_sdi0_data.gpio_cd        = SNOWBALL_SDMMC_CD_GPIO;
		mop500_sdi0_data.cd_invert	= true;
		mop500_sdi0_data.sigdir 	= 0;
	} else if (machine_is_hrefv60())
		mop500_sdi0_data.gpio_cd	= HREFV60_SDMMC_CD_GPIO;
	else
		mop500_sdi0_data.gpio_cd	= EGPIO_PIN_3;

	db8500_add_sdi0(&mop500_sdi0_data);
	db8500_add_sdi1(&mop500_sdi1_data);

	return 0;
}

fs_initcall(mop500_sdi_init);