1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
|
/*
* (C) Copyright 2007
* Sascha Hauer, Pengutronix
*
* (C) Copyright 2009 Freescale Semiconductor, Inc.
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#include <common.h>
#include <asm/errno.h>
#include <asm/io.h>
#include <asm/arch/imx-regs.h>
#include <asm/arch/clock.h>
#include <asm/arch/sys_proto.h>
u32 get_cpu_rev(void)
{
int system_rev = 0x61000 | CHIP_REV_1_0;
return system_rev;
}
#ifdef CONFIG_ARCH_CPU_INIT
void init_aips(void)
{
u32 reg = AIPS1_BASE_ADDR;
/*
* Set all MPROTx to be non-bufferable, trusted for R/W,
* not forced to user-mode.
*/
writel(0x77777777, reg + 0x00);
writel(0x77777777, reg + 0x04);
reg = AIPS2_BASE_ADDR;
writel(0x77777777, reg + 0x00);
writel(0x77777777, reg + 0x04);
}
void init_axi_cache_qos(void)
{
/* enable AXI cache for VDOA/VPU/IPU */
writel(0xf00000ff, IOMUXC_BASE_ADDR + 0x010);
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
writel(0x007f007f, IOMUXC_BASE_ADDR + 0x018);
writel(0x007f007f, IOMUXC_BASE_ADDR + 0x01c);
}
void init_anatop_reg(void)
{
u32 reg;
/* Increase the VDDSOC to 1.2V */
reg = readl(ANATOP_BASE_ADDR + 0x140);
reg &= ~0x007C0000;
reg |= (0x14 << 18) & 0x007C0000;
writel(reg, ANATOP_BASE_ADDR + 0x140);
}
int arch_cpu_init(void)
{
init_aips();
init_axi_cache_qos();
init_anatop_reg();
return 0;
}
#endif
#if defined(CONFIG_FEC_MXC)
void imx_get_mac_from_fuse(unsigned char *mac)
{
struct iim_regs *iim = (struct iim_regs *)IMX_IIM_BASE;
struct fuse_bank *bank = &iim->bank[4];
struct fuse_bank4_regs *fuse =
(struct fuse_bank4_regs *)bank->fuse_regs;
u32 mac_lo = readl(&fuse->mac_addr_low);
u32 mac_hi = readl(&fuse->mac_addr_high);
*(u32 *)mac = mac_lo;
mac[4] = mac_hi & 0xff;
mac[5] = (mac_hi >> 8) & 0xff;
}
#endif
|