Age | Commit message (Collapse) | Author |
|
Current warm reset is not working with MMDC_CH1 bypass
bit set, now we disable warm reset to workaround it for
the coming release. Then, wdog reset will be cold reset.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
fix build warning:
> drivers/net/fec.c:435: warning: unused variable 'estatus'
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
fix build warning:
> drivers/media/video/mxc/capture/mxc_v4l2_capture.c:2457: warning:
> comparison between pointer and integer
Signed-off-by: Yuxi Sun <b36102@freescale.com>
|
|
Add clock enable code to arch.
OCOTP driver missed code to enable clock in driver.
Thus if ocotp clock is not enabled in clock.c, ocotp will not work.
We will remove ocotp clock enable code in board file and leave this
operation to driver.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
Add clock enable code to driver.
OCOTP driver missed code to enable clock in driver.
Thus if ocotp clock is not enabled in clock.c, ocotp will not work.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Acked-by: Lily Zhang
|
|
Fix build warnings regarding initialization from incompatible pointer type.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Add tx_active, rx_active flags to keep track of what channels
have enabled clocks.
In suspend/resume, only disable/re-enable the clocks that were
enabled.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Previously, only one static struct for ops existed for all
platform DMA drivers to share. Half of the ops are shared
functions which don't have stubs in the ALSA core. The
other half are initialized to point directly to ops in the
platform driver. This creates problems where each time
soc_new_pcm is called, the new platform driver's ops would
overwrite a subset of the ops.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
add pwm-backlight driver on mx6q arm2 board
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
If use IEEE 1588, need to enable below the config:
CONFIG_FEC_1588=y
CONFIG_OUT_OF_BAND=y
These config applied to i.MX5 and i.MX6Q.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
- Support time stamp sync with networking master timer.
- Support ipg 40MHz clock, and precision is about 20ns.
- Don't support ipg 66MHz clock.
- Test flow:
1. Enable CONFIG_FEC_1588 in imx6_defconfig file.
2. Select pll3 for ipg clk 40M in uboot plugin code.
I. set reg 0x20c8028 value to 0x10000;
II.set reg 0x20c8024 value to 0x3040;
III. set reg 0x20c4014[25] to 0x1
IV. set reg 0x20c4014[12:10] to 0x5
3. Rebuid uboot and setup the ethernet environment.
4. Run the 1588 stack ptp_main in master and slave.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
Add dummy regulators for MMC and SD drivers.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Add dummy regulators for CS42888 CODEC.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
MIPI DSI: Add MIPI DSI driver and support for TRULY WVGA LCD panel
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
MX6 MIPI DSI: Add MIPI DSI driver and support for TRULY WVGA LCD panel
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
To make cpu_dai esai support 8/6 channel playback/recording.
Signed-off-by: Lionel Xu <Lionel.Xu@freescale.com>
|
|
Add dummy regulators for MMC and SD drivers.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Add support for the SSI audio through the SGTL codec
on MX6 Sabre-lite board
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Updated the IOMUX Pad settings. Updated the UART
settings for Sabre-lite. Added Board define incase
we need to identify different board revisions
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Update the defconfig to enable Sabre-lite.
One binary for MX6 ARM2 & Sabre-lite
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Add support for the PWM module under MX6. Sabre-lite uses
this for controlling the LVDS backlight
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Add support for the MX6 Sabre-lite board
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Fix that some drivers cannot get a reference to a dummy regulator.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Move the codec regulator registration code to the board
specific file
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
update spi driver for MX6Q
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
1.modify config
2.add board level support ecspi
3.add ecspi pad configure
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
Received a fix from Micrel to fix their driver. Without this
patch the Micrel PHY does not get recognized during boot
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
Rename "sabreauto" config in sound driver to "arm2".
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
Machine layer patch.
Sabreauto is an inaccurate name for the Armadillo2 board that
this code is actually meant for. So, renamed "sabreauto" board file,
configs, and code to "arm2". Created a new machine id for
ARM2 board.
Signed-off-by: Anish Trivedi <anish@freescale.com>
|
|
Add Anatop regulator driver.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
1. Add Anatop regulator support.
2. Add some dummy regulators support for audio codec.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Audio driver for i.Mx built-in HDMI Transmitter.
* Uses HDMI Transmitter's built-in DMA.
* Adds IEC958-style digital audio header info to the raw audio.
* Gets pixel clock from the IPU driver and calculates clock
regenerator values (cts and N).
* Move ipu_id, and disp_id from the HDMI's platform data to the
HDMI mfd's platform data. Saves them in the hdmi mfd.
* Add mfd functionality to update the clock regenerator values
when the hdmi changes the pixel clock rate or when requested
from the audio driver with a new audio sample rate.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Audio driver for i.Mx built-in HDMI Transmitter.
* Uses HDMI Transmitter's built-in DMA.
* Adds IEC958-style digital audio header info to the raw audio.
* Gets pixel clock from the IPU driver and calculates clock
regenerator values (cts and N).
* Move ipu_id, and disp_id from the HDMI's platform data to the
HDMI mfd's platform data. Saves them in the hdmi mfd.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Build out thermal driver by default, since it will
cause system boot fail on the uncalibrated parts.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
driver will configure the delay line setting due to board data
after DDR mode is enabled.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
driver could set delay line due to board data parameter.
Signed-off-by: Tony Lin <tony.lin@freescale.com>
|
|
We do not support any ONFI or TOGGLE nand now.
So disable the DDR code.
If keep it enabled, the ECC chunk will be 1K for ONFI nand,
this is not compatible with the kobs-ng which uses 512bytes for ECC chunk size.
So disable it now. change it in future.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Disable SCU standby mode will prevent SOC enter
WAIT mode, so, by default, we would not enable
WAIT mode to make NFS work, to enable WAIT mode,
you should not use NFS, and pass "enable_wait_mode"
from uboot.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
When CPU frequency is below 400MHz (due to CPUFREQ or dvfs-core), we can source
pll1_sw_clk from PLL2_PFD_400M and disable PLL1. This can save some power.
Fixed warnings in dvfs_core driver.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
The MX6 Sabre-lite board uses UART2 for console. Add clock
code for this in the MX6 BSP
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
The MX6 Sabre-lite board uses the SGTL codec through
SSI to play audio. Add support for SSI audio on the MX6
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
There may be more interrupt than PIC_DONE reported, we cannot disable
clock if picture isn't done since vpu is still in busy in the status.
This patch will check interrupt reason before clock is disabled.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
The BIT_INT_REASON register is needed in vpu driver code, so add it here.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
Need to add a spinlock unlock and irq enable at a return path.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
On boards which have more than one soc-audio device, the initialization
of the first device will create a sysfs directory named
/sys/devices/platform/soc-audio and subsequent soc-audio devices will
fail to init because they try to create another sysfs directory of the
same name.
The solution is to have a unique number for each device such that
different boards having combinations will be OK.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Add protection to ensure code runs on MX6Q only
Signed-off-by: Mahesh Mahadevan <r9aadq@freescale.com>
|
|
When allocating large memory, such as 128K,
vmalloc() uses single page for the allocation process,
while kzalloc() has to consume a continuous pages for the allocation.
In low memory case, the kzalloc() may fails.
So use the vmalloc() instead.
Also add some sanity check for the NULL pointer.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Modify imx5_defconfig for new mc34708's core driver,new regulator driver
and new rtc driver
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
Add new mc34708's rtc driver based on new pmic core driver
Signed-off-by: Robin Gong <B38343@freescale.com>
|