aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorwdenk <wdenk>2004-01-06 11:13:56 +0000
committerwdenk <wdenk>2004-01-06 11:13:56 +0000
commitb34ff81d9b170b70f85e5188a362af5704fb4361 (patch)
tree69cbc141999655cb7c60d8e7ffe2eb10924e11f9
parenta522fa0e7cdddf8204ba43b335f68be6a42159a5 (diff)
downloadu-boot-linaro-stable-b34ff81d9b170b70f85e5188a362af5704fb4361.tar.gz
Set default clock for INCA-IP to 150 MHz
Prepare for 1.0.1 release
-rw-r--r--CHANGELOG4
-rw-r--r--include/configs/incaip.h2
2 files changed, 4 insertions, 2 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 064bf867b..db6e95d5f 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -1,7 +1,9 @@
======================================================================
-Changes since U-Boot 1.0.0:
+Changes for U-Boot 1.0.1:
======================================================================
+* Set default clock for INCA-IP to 150 MHz
+
* Make BMS2003 use a separate config file to avoid #ifdef mess;
add I2C support; add support for DS1337 RTC
diff --git a/include/configs/incaip.h b/include/configs/incaip.h
index e6fa19342..4fbda41a6 100644
--- a/include/configs/incaip.h
+++ b/include/configs/incaip.h
@@ -33,7 +33,7 @@
#ifndef CPU_CLOCK_RATE
/* allowed values: 100000000, 133000000, and 150000000 */
-#define CPU_CLOCK_RATE 133000000 /* 133 MHz clock for the MIPS core */
+#define CPU_CLOCK_RATE 150000000 /* 133 MHz clock for the MIPS core */
#endif
#define INFINEON_EBU_BOOTCFG 0x40C4 /* CMULT = 8 */