Age | Commit message (Collapse) | Author |
|
The early init does not take for some reason or is not called at all?
This works around the problem while search for what is really going on.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
common/cmd_ste_mmc.c
drivers/mmc/mmc_ste.c
include/mmc_ste.h
Original commit message:
snowball: override copy port of generic mmc-fixes from igloo.
TODO: remove this patch and use pl180_mmci driver
|
|
TODO: make this patch board specific. E.g add a board hook
in cpu.c that the board may implement.
Use generic cache functions for clean and inv, not hardcoded registers.
|
|
TODO: remove mmc driver and use pl180_mmci.
Signed-off-by: Per Forlin <per.forlin@linaro.org>
|
|
Signed-off-by: Per Forlin <per.forlin@linaro.org>
|
|
Signed-off-by: Per Forlin <per.forlin@linaro.org>
|
|
Signed-off-by: Per Forlin <per.forlin@linaro.org>
|
|
So we don't use boot script on MMC/SD card.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
For building a u-boot-spl with support for loading
u-boot via usb gadget.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Stripped down fastboot protocol for now but could be
just about anything. Will revisit once a fastboot
or dfu implementation hits upstream.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Size problems when trying to include usb, mmc and fat
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
When booting via spl the parameter layout is apparently different
and this leads to following bad pointers.
For now just work around the issue by checking pointers before
following them.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Allow boards to change what is advertised before an autoneg
restart happens
Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
|
|
Timeouts were happening to soon for some switches
Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
|
|
init core regulator to 1.2V
Signed-off-by: Jason Chen <b02280@freescale.com>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: Jason Chen <b02280@freescale.com>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
A quick support for mx53 QuickStart board with MC34708.
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
BugLink: http://bugs.launchpad.net/bugs/773082
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Increase CPU core power to 1.25v via DA9053 PMIC,
and after that CPU can ran to 1GHZ and DDR 400Mhz.
Signed-off-by: Jason Liu <jason.hui@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Add dialog pmic(DA9053) driver with I2C interface support
Signed-off-by: Jason Liu <jason.hui@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Add clock config interface support, so that we
can configure CPU or DDR clock in the later init
Signed-off-by: Jason Liu <jason.hui@linaro.org>
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
BugLink: http://bugs.launchpad.net/bugs/738193
Signed-off-by: Eric Miao <eric.miao@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: Angus Ainslie <angus.ainslie@linaro.org>
|
|
Now that timers are fixed, set bootdelay to a reasonable value.
Signed-off-by: Rob Herring <rob.herring@calxeda.com>
|
|
Signed-off-by: Rob Herring <rob.herring@calxeda.com>
|
|
If the net driver has setup a valid ethernet address and an ethernet
address is not set in the environment already, then set the environment
variables from the net driver setting
This enables pxe booting on boards which don't set ethaddr env variable.
Signed-off-by: Rob Herring <rob.herring@calxeda.com>
|
|
Signed-off-by: Jon Medhurst <jon.medhurst@linaro.org>
|
|
Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org>
|
|
This patch creates a new config for the A5 dual core tile that includes the
generic config for the Versatile Express platform.
The generic config has been modified to provide support for the Extended
Memory Map, as used on the A5 core tile. A5 does not support the legacy
memory map.
Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org>
|
|
This patch creates a new config for the A9 quad core tile that includes the
generic config for the Versatile Express platform.
Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org>
|
|
The current ca9x4_ct_vxp platform contains support for a Versatile Express
motherboard with a quad core A9 core tile.
This patch is the first stage of making separating the Versatile Express
motherboard code and the A9 specific code, before adding support for the
dual core A5 core tile.
Signed-off-by: Ryan Harkin <ryan.harkin@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
If there is no boot.scr nor uEnv.txt nor uImage then fallback to pxe.
BugLink: https://bugs.launchpad.net/bugs/820121
BugLink: https://bugs.launchpad.net/bugs/826877
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Set standard env vars in default environment. These are currently
only used by PXE which is only enabled on Panda but they are safe
on all OMAP4 platforms.
Signed-off-by: John Rigby <john.rigby@linaro.org>
|
|
Signed-off-by: Wolfgang Denk <wd@denx.de>
|
|
* 'master' of git://git.denx.de/u-boot-sh:
sh: ecovec: Change macro from BOARD_LATE_INIT to CONFIG_BOARD_LATE_INIT
sh: Fix rsk7264 pin setup for on-board ethernet
|
|
When calling board_late_init, we need to define CONFIG_BOARD_LATE_INIT.
The latest ecovec config defines BOARD_LATE_INIT, board_late_init is not called.
Signed-off-by: Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
|
This sets up the external ethernet IRQ pin.
Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
|
Do the same AXI cache and Qos settings done already in the
SabreLite imximage.cfg for the ARM2 board, too.
It fixes a display flash issue caused by low priority of
the display IDMA channel.
Signed-off-by: Dirk Behme <dirk.behme@de.bosch.com>
CC: Jason Chen <b02280@freescale.com>
CC: Jason Liu <r64343@freescale.com>
CC: Stefano Babic <sbabic@denx.de>
CC: Fabio Estevam <festevam@gmail.com>
Acked-by: Jason Liu <r64343@freescale.com>
|
|
Signed-off-by: Wolfgang Denk <wd@denx.de>
|
|
* 'master' of git://git.denx.de/u-boot-arm:
ARM926EJS: Fix cache.c to comply with checkpatch.pl
ARM926EJS: Make asm routines volatile in cache ops
MX35: mx35pdk: wrong board revision
ARM1136: MX35: Make asm routines volatile in cache ops
ARM: add u-boot.imx as target for i.MX SOCs
M28: Pull out CONFIG_APBH_DMA so it's always enabled
DMA: Split the APBH DMA init into block and channel init
imx: Return gpio_set_value in gpio_direction_output
imx: Use GPIO_TO_PORT macro in the gpio driver instead of (gpio >> 5)
imx: Add GPIO_TO_PORT macro in the mxc_gpio driver
imx: Remove unneeded/repititive definitions from imx headers
i.MX28: Allow coexistence of PIO and DMA mode for SD/MMC
MX31: mx31pdk: drop enable_caches from board file
i.MX28: Fix initial stack pointer position
mx35: mx35pdk: fix when cache functions are linked
mx35: flea3: fix when cache functions are linked
ARM: 926ejs: use debug() for misaligned addresses
ARM1136: add cache flush and invalidate operations
mx6qsabrelite: Fix the serial console port
mx6qsabrelite: Add boot switch setting information into the README
i.MX6: mx6qsabrelite: add cache commands if cache is enabled
i.MX6: implement enable_caches()
i.MX6: define CACHELINE_SIZE
MX53: DDR: Fix ZQHWCTRL field TZQ_CS
mx28evk: Add a README file
mx28: Split the README into a common part and a m28 specific part
tricorder: Load kernel from ubifs
tricorder: Add UBIFS
cm-t35: fix Ethernet reset timing
hawkboard: Add CONFIG_SPL_LIBGENERIC_SUPPORT
BeagleBoard: Remove userbutton command and use gpio command instead
OMAP: Move omap1510inn to Unmaintained / Orphaned
|
|
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Stefano Babic <sbabic@denx.de>
Cc: Albert ARIBAUD <albert.u.boot@aribaud.net>
|