aboutsummaryrefslogtreecommitdiff
path: root/sim-not--8b-trace-aarch64.h
blob: 08b0bbeefb524fe56eff63fef2b50bfd39a81288 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
//   * Redistributions of source code must retain the above copyright notice,
//     this list of conditions and the following disclaimer.
//   * Redistributions in binary form must reproduce the above copyright notice,
//     this list of conditions and the following disclaimer in the documentation
//     and/or other materials provided with the distribution.
//   * Neither the name of ARM Limited nor the names of its contributors may be
//     used to endorse or promote products derived from this software without
//     specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.


// ---------------------------------------------------------------------
// This file is auto generated using tools/generate_simulator_traces.py.
//
// PLEASE DO NOT EDIT.
// ---------------------------------------------------------------------

#ifndef VIXL_SIM_NOT__8B_TRACE_AARCH64_H_
#define VIXL_SIM_NOT__8B_TRACE_AARCH64_H_

const uint8_t kExpected_NEON_not__8B[] = {
  0xcc, 0xaa, 0x82, 0x81, 0x80, 0x7f, 0x7e, 0x7d,
  0xaa, 0x82, 0x81, 0x80, 0x7f, 0x7e, 0x7d, 0x7c,
  0x82, 0x81, 0x80, 0x7f, 0x7e, 0x7d, 0x7c, 0x55,
  0x81, 0x80, 0x7f, 0x7e, 0x7d, 0x7c, 0x55, 0x33,
  0x80, 0x7f, 0x7e, 0x7d, 0x7c, 0x55, 0x33, 0x07,
  0x7f, 0x7e, 0x7d, 0x7c, 0x55, 0x33, 0x07, 0x02,
  0x7e, 0x7d, 0x7c, 0x55, 0x33, 0x07, 0x02, 0x01,
  0x7d, 0x7c, 0x55, 0x33, 0x07, 0x02, 0x01, 0x00,
  0x7c, 0x55, 0x33, 0x07, 0x02, 0x01, 0x00, 0xff,
  0x55, 0x33, 0x07, 0x02, 0x01, 0x00, 0xff, 0xfe,
  0x33, 0x07, 0x02, 0x01, 0x00, 0xff, 0xfe, 0xfd,
  0x07, 0x02, 0x01, 0x00, 0xff, 0xfe, 0xfd, 0xf7,
  0x02, 0x01, 0x00, 0xff, 0xfe, 0xfd, 0xf7, 0xcc,
  0x01, 0x00, 0xff, 0xfe, 0xfd, 0xf7, 0xcc, 0xaa,
  0x00, 0xff, 0xfe, 0xfd, 0xf7, 0xcc, 0xaa, 0x82,
  0xff, 0xfe, 0xfd, 0xf7, 0xcc, 0xaa, 0x82, 0x81,
  0xfe, 0xfd, 0xf7, 0xcc, 0xaa, 0x82, 0x81, 0x80,
  0xfd, 0xf7, 0xcc, 0xaa, 0x82, 0x81, 0x80, 0x7f,
  0xf7, 0xcc, 0xaa, 0x82, 0x81, 0x80, 0x7f, 0x7e,
};
const unsigned kExpectedCount_NEON_not__8B = 19;

#endif  // VIXL_SIM_NOT__8B_TRACE_AARCH64_H_