1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
|
// Copyright 2015, VIXL authors
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// * Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
// * Neither the name of ARM Limited nor the names of its contributors may be
// used to endorse or promote products derived from this software without
// specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ---------------------------------------------------------------------
// This file is auto generated using tools/generate_simulator_traces.py.
//
// PLEASE DO NOT EDIT.
// ---------------------------------------------------------------------
#ifndef VIXL_SIM_DUP_D_2OPIMM_TRACE_AARCH64_H_
#define VIXL_SIM_DUP_D_2OPIMM_TRACE_AARCH64_H_
const uint64_t kExpected_NEON_dup_D_2OPIMM[] = {
0xffffffffffffffff,
0x0000000000000000,
0x0000000000000000,
0x0000000000000001,
0x0000000000000001,
0x0000000000000002,
0x0000000000000002,
0x0000000000000040,
0x0000000000000040,
0x000000000000007d,
0x000000000000007d,
0x000000000000007e,
0x000000000000007e,
0x000000000000007f,
0x000000000000007f,
0x0000000000007ffd,
0x0000000000007ffd,
0x0000000000007ffe,
0x0000000000007ffe,
0x0000000000007fff,
0x0000000000007fff,
0x000000007ffffffd,
0x000000007ffffffd,
0x000000007ffffffe,
0x000000007ffffffe,
0x000000007fffffff,
0x000000007fffffff,
0x3333333333333333,
0x3333333333333333,
0x5555555555555555,
0x5555555555555555,
0x7ffffffffffffffd,
0x7ffffffffffffffd,
0x7ffffffffffffffe,
0x7ffffffffffffffe,
0x7fffffffffffffff,
0x7fffffffffffffff,
0x8000000000000000,
0x8000000000000000,
0x8000000000000001,
0x8000000000000001,
0x8000000000000002,
0x8000000000000002,
0x8000000000000003,
0x8000000000000003,
0xaaaaaaaaaaaaaaaa,
0xaaaaaaaaaaaaaaaa,
0xcccccccccccccccc,
0xcccccccccccccccc,
0xffffffff80000000,
0xffffffff80000000,
0xffffffff80000001,
0xffffffff80000001,
0xffffffff80000002,
0xffffffff80000002,
0xffffffff80000003,
0xffffffff80000003,
0xffffffffffff8000,
0xffffffffffff8000,
0xffffffffffff8001,
0xffffffffffff8001,
0xffffffffffff8002,
0xffffffffffff8002,
0xffffffffffff8003,
0xffffffffffff8003,
0xffffffffffffff80,
0xffffffffffffff80,
0xffffffffffffff81,
0xffffffffffffff81,
0xffffffffffffff82,
0xffffffffffffff82,
0xffffffffffffff83,
0xffffffffffffff83,
0xffffffffffffffc0,
0xffffffffffffffc0,
0xfffffffffffffffd,
0xfffffffffffffffd,
0xfffffffffffffffe,
0xfffffffffffffffe,
0xffffffffffffffff,
};
const unsigned kExpectedCount_NEON_dup_D_2OPIMM = 80;
#endif // VIXL_SIM_DUP_D_2OPIMM_TRACE_AARCH64_H_
|
