1 files changed, 81 insertions, 0 deletions
diff --git a/sim-sqxtun-2s-trace-arm64.h b/sim-sqxtun-2s-trace-arm64.h
new file mode 100644
index 0000000..b1773a9
--- /dev/null
+++ b/sim-sqxtun-2s-trace-arm64.h
@@ -0,0 +1,81 @@
+// Copyright 2015, VIXL authors
+// All rights reserved.
+//
+// Redistribution and use in source and binary forms, with or without
+// modification, are permitted provided that the following conditions are met:
+//
+//   * Redistributions of source code must retain the above copyright notice,
+//     this list of conditions and the following disclaimer.
+//   * Redistributions in binary form must reproduce the above copyright notice,
+//     this list of conditions and the following disclaimer in the documentation
+//     and/or other materials provided with the distribution.
+//   * Neither the name of ARM Limited nor the names of its contributors may be
+//     used to endorse or promote products derived from this software without
+//     specific prior written permission.
+//
+// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
+// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
+// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
+// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+
+// ---------------------------------------------------------------------
+// This file is auto generated using tools/generate_simulator_traces.py.
+//
+// PLEASE DO NOT EDIT.
+// ---------------------------------------------------------------------
+
+#ifndef VIXL_SIM_SQXTUN_2S_TRACE_AARCH64_H_
+#define VIXL_SIM_SQXTUN_2S_TRACE_AARCH64_H_
+
+const uint32_t kExpected_NEON_sqxtun_2S[] = {
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000001,
+  0x0000000000000001, 0x0000000000000002,
+  0x0000000000000002, 0x0000000000000040,
+  0x0000000000000040, 0x000000000000007d,
+  0x000000000000007d, 0x000000000000007e,
+  0x000000000000007e, 0x000000000000007f,
+  0x000000000000007f, 0x0000000000007ffd,
+  0x0000000000007ffd, 0x0000000000007ffe,
+  0x0000000000007ffe, 0x0000000000007fff,
+  0x0000000000007fff, 0x000000007ffffffd,
+  0x000000007ffffffd, 0x000000007ffffffe,
+  0x000000007ffffffe, 0x000000007fffffff,
+  0x000000007fffffff, 0x00000000ffffffff,
+  0x00000000ffffffff, 0x00000000ffffffff,
+  0x00000000ffffffff, 0x00000000ffffffff,
+  0x00000000ffffffff, 0x00000000ffffffff,
+  0x00000000ffffffff, 0x00000000ffffffff,
+  0x00000000ffffffff, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+  0x0000000000000000, 0x0000000000000000,
+};
+const unsigned kExpectedCount_NEON_sqxtun_2S = 40;
+
+#endif  // VIXL_SIM_SQXTUN_2S_TRACE_AARCH64_H_