blob: 4f26183de9019f56ea2aaada596b3a5d4a6f0c70 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
;
; Copyright (c) 2012, ARM Limited. All rights reserved.
;
; Redistribution and use in source and binary forms, with
; or without modification, are permitted provided that the
; following conditions are met:
;
; Redistributions of source code must retain the above
; copyright notice, this list of conditions and the
; following disclaimer.
;
; Redistributions in binary form must reproduce the
; above copyright notice, this list of conditions and
; the following disclaimer in the documentation
; and/or other materials provided with the distribution.
;
; Neither the name of ARM nor the names of its
; contributors may be used to endorse or promote products
; derived from this software without specific prior written
; permission.
;
AREA SwitchoverCode, CODE, READONLY, ALIGN=5
PRESERVE8
IMPORT save_context
IMPORT smc
IMPORT switchable_cpus_mask
EXPORT switch_cluster
SMC_SEC_SHUTDOWN EQU 0x2
OP_TYPE_SWITCH EQU 0x1
switch_cluster FUNCTION
; ----------------------------------------------------
; Save the NS state and ask the secure world to save
; its context and bring the corresponding inbound core
; out of reset
; ----------------------------------------------------
MOV r1, #OP_TYPE_SWITCH
BL save_context
; ----------------------------------------------------
; All context has been saved and restored. The inbound
; core has resumed payload execution. Ask the secure
; world to clean the caches and power down the cluster
; ----------------------------------------------------
MOV r0, #SMC_SEC_SHUTDOWN
LDR r1, =switchable_cpus_mask
LDR r1, [r1]
MOV r2, #OP_TYPE_SWITCH
BL smc
ENDFUNC
END
|
